MT9162AS datasheet(5/17 Pages) MITEL

5 / 17 page

Advance Information

MT9162

7-165

For synchronous operation, data is sampled from

Din, on the falling edge of BCL during the time slot

deﬁned by the STB input. Data is made available, on

Dout, on the rising edge of BCL during the time slot

deﬁned by the STB input. Dout is tri-stated at all

times when STB is not true. If STB is valid, then quiet

code will be transmitted on Dout during the valid

strobe period. There is no frame delay through the

PCM serial circuit for synchronous operation.

For asynchronous operation Dout and Din are as

deﬁned for synchronous operation except that the

allowed output jitter on Dout is larger. This is due to

the resynchronization circuitry activity and will not

affect operation since the bit cell period at 128 kb/s

and 256 kb/s is relatively large. There is a one frame

delay

through

the

PCM

serial

circuit

for

asynchronous operation. Refer to the speciﬁcations

of Figures 5 & 6 for both synchronous and

asynchronous SSI timing.

PWRST

While the MT9162 is held in PWRST no device

control or functionality is possible.

Applications

Figure

shows

the

MT9162

line

card

application.

Figure 4 - Line Card Application

0.1

µF

0.1

µF

VBias

+5V

DC to DC

Converter

Twisted Pair

+5V

Dout

Din

Lin

Lout

Frame Pulse

Clock

MT9162

Typical External Gain

AV= 5-10

()

100k

CS2

CS1

CS0

TxMUTE

RxMUTE

MT8972

DNIC

From Digital

Phone

Out to Subscriber Line

Interface

Input from Subscriber

Line Interface

µF

MT9162AS bảng dữ liệu(PDF) 5 Page - Mitel Networks Corporation

MT9162AS bảng dữ liệu(HTML) 5 Page - Mitel Networks Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17

bảng dữ liệu tải về

Link URL