ACE9050 datasheet(22/52 Pages) MITEL

22 / 52 page

ACE9050

Fig. 16 ACE9050 Interrupt configuration

IRQPRT4

RESET

TIME OUT

IRQSEND

IRQREQ

IRQRX

IRQBISAT

IRQWS

IRQTX

LATCHING

LOGIC

IRQPRT5

MASK

DATA BUS

IRQPRT2

READ

AND

COMBINING

LOGIC

IRQPRT0

RESET

IRQPRT1

MASK

DATA BUS

LATCHING

LOGIC

IRQPRT6

READ

AND

COMBINING

LOGIC

PORT1

INPUT

DATA BUS

I2C

INTERRUPT

IRQN

INRQ0

INRQ1

INP1 [2]

INP1 [3]

INP1 [4]

SERV

TXPOW

ACE9050

TO 6303

External Interrupt Control Port

The external interrupt control port facilitates resetting, masking

and reading of two potential external interrupt sources via three

registers. The external interrupt inputs are edge sensitive. Table

31 describes the possible sources

Bit

INRQ1

INRQ0

External Interrupt 1 (INRQ [1])

External Interrupt 0 (INRQ [0])

Name

Description

Table 31

External pins

INRQ0 (pin 71)

A rising edge (zero to one transition) on this line will generate

an INRQ0 interrupt if the associated bit in the mask register is set

to 1. The level of this input can also be read via Port1 bit 0

regardless of whether an interrupt is generated.

INRQ1 (pin 70)

A rising edge (zero to one transition) on this line will generate

an INRQ1 interrupt if the associated bit in the mask register is set

to 1. The level of this input can also be read via Port1 bit 1

regardless of whether an interrupt is generated.

Associated Registers (Table 32)Bit7: 0

IRQPRT4: External Interrupt Reset Register. A write to this

data field.

IRQPRT5: External Interrupt Mask Register. A write to this

reset all interrupts are masked.

IRQPRT6: External Interrupt Read register. A Read from this

ACE9050 bảng dữ liệu(PDF) 22 Page - Mitel Networks Corporation

ACE9050 bảng dữ liệu(HTML) 22 Page - Mitel Networks Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

bảng dữ liệu tải về

Link URL