LC87F1HC4B

www.onsemi.com

21

Parameter

Symbol

Pin/Remarks

Conditions

Specification

VDD [V]

min

typ

max

unit

High/low level

pulse width

tP1H(1)

tP1L(1)

INT0(P70), INT1(P71),

INT2(P72),

INT4(P20 to P23),

INT5(P24 to P27),

INT6(P20),

INT7(P24)

 Interrupt source flag can be set.

 Event inputs for timer 0 or 1 are

enabled.

2.7 to 5.5

1

tCYC

tPIH(2)

tPIL(2)

INT3(P73) when noise

filter time constant is

1/1

 Interrupt source flag can be set.

 Event inputs for timer 0 are

enabled.

2.7 to 5.5

2

tPIH(3)

tPIL(3)

INT3(P73) when noise

filter time constant is

1/32

 Interrupt source flag can be set.

 Event inputs for timer 0 are

nabled.

2.7 to 5.5

64

tPIH(4)

tPIL(4)

INT3(P73) when noise

filter time constant is

1/128

 Interrupt source flag can be set.

 Event inputs for timer 0 are

enabled.

2.7 to 5.5

256

tPIL(5)

RMIN(P73)

Recognized by the infrared remote

control receiver circuit as a signal

2.7 to 5.5

4

RMCK

(Note 5-1)

tPIL(6)

RES

Resetting is enabled.

2.7 to 5.5

200

s

Note 5-1: Represents the period of the reference clock (1 tCYC to 128 tCYC or the source frequency of the subclock)

for the infrared remote control receiver circuit.

Parameter

Symbol

Pin/Remarks

Conditions

Specification

VDD [V]

min

typ

max

unit

Resolution

N

AN0(P00) to

AN7(P07),

AN8(P70),

AN9(P71),

AN10(XT1),

AN11(XT2)

3.0 to 5.5

8

bit

Absolute

accuracy

ET

(Note 6-1)

3.0 to 5.5

LSB

Conversion time

TCAD

AD conversion time=32

tCYC

(when ADCR2=0) (Note 6-2)

4.5 to 5.5

15.68

(tCYC=

0.490µs)

97.92

(tCYC=

3.06µs)

s

3.0 to 5.5

23.52

(tCYC=

0.735µs)

97.92

(tCYC=

3.06µs)

AD conversion time=64

tCYC

(when ADCR2=1) (Note 6-2)

4.5 to 5.5

18.82

(tCYC=

0. 294µs)

97.92

(tCYC=

1.53µs)

3.0 to 5.5

47.04

(tCYC=

0.735µs)

97.92

(tCYC=

1.53µs)

Analog input

voltage range

VAIN

3.0 to 5.5

VSS

VDD

V

Analog port

input current

IAINH

VAIN=VDD

3.0 to 5.5

1

A

IAINL

VAIN=VSS

3.0 to 5.5

1

Note 6-2: The conversion time refers to the period from the time when an instruction for starting a conversion process is

issued to the time the conversion results register(s) are loaded with a complete digital conversion value

corresponding to the analog input value.