A25LS512A datasheet(11/43 Pages) AMICC

11 / 43 page

A25LS512A Series

(November, 2014, Version 1.1)

AMIC Technology Corp.

Write Enable (WREN)

The Write Enable (WREN) instruction (Figure 4.) sets the

Write Enable Latch (WEL) bit.

The Write Enable Latch (WEL) bit must be set prior to every

Page Program (PP), Sector Erase (SE), Bulk Erase (BE) and

Write Status Register (WRSR) instruction.

The Write Enable (WREN) instruction is entered by driving

Chip Select (

S ) Low, sending the instruction code, and then

driving Chip Select (

S ) High.

Figure 4. Write Enable (WREN) Instruction Sequence

DIO

High Impedance

Instruction

0 1 23 45 6 7

Write Disable (WRDI)

The Write Disable (WRDI) instruction (Figure 5.) resets the

Write Enable Latch (WEL) bit.

The Write Disable (WRDI) instruction is entered by driving Chip

Select ( S ) Low, sending the instruction code, and then driving

Chip The Write Enable Latch (WEL) bit is reset under the

following conditions:

﹣ Power-up

﹣

Write Disable (WRDI) instruction completion

﹣

Write Status Register (WRSR) instruction completion

﹣

Page Program (PP) instruction completion

﹣

Sector Erase (SE) instruction completion

﹣

Bulk Erase (BE) instruction completion

Figure 5. Write Disable (WRDI) Instruction Sequence

DIO

High Impedance

Instruction

0 1 23 45 6 7

A25LS512A bảng dữ liệu(PDF) 11 Page - AMIC Technology

A25LS512A bảng dữ liệu(HTML) 11 Page - AMIC Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

bảng dữ liệu tải về

Link URL