ML4802CS datasheet(12/15 Pages) MICRO-LINEAR

12 / 15 page

ML4802

Datasheet

August 2000

Figure 6. Leading/Trailing Edge Control Scheme

In the case of leading edge modulation, the switch is

turned OFF right at the leading edge of the system clock.

When the modulating ramp reaches the level of the error

amplifier output voltage, the switch will be turned ON.

The effective duty-cycle of the leading edge modulation

is determined during the OFF time of the switch. Figure 6

shows a leading edge control scheme.

One of the advantages of this control technique is that it

requires only one system clock. Switch 1 (SW1) turns off

and switch 2 (SW2) turns on at the same instant to

minimize the momentary “no-load” period, thus lowering

ripple voltage generated by the switching action. With

such synchronized switching, the ripple voltage of the

first stage is reduced. Calculation and evaluation have

shown that the 120Hz component of the PFC’s output

ripple voltage can be reduced by as much as 30% using

this method.

FUNCTIONAL DESCRIPTION (Continued)

REF

–

OSC

DFF

CLK

RAMP

CLK

SW2

SW1

VIN

VEAO

CMP

RAMP

VEAO

TIME

VSW1

TIME

TYPICAL APPLICATIONS

Figure 7 is the application circuit for a complete 100W

power factor corrected power supply, designed using the

methods and general topology detailed in Application

Note 33.

ML4802CS bảng dữ liệu(PDF) 12 Page - Micro Linear Corporation

ML4802CS bảng dữ liệu(HTML) 12 Page - Micro Linear Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

bảng dữ liệu tải về

Link URL