ML2111CIP datasheet(2/26 Pages) MICRO-LINEAR

2 / 26 page

ML2111

PIN DESCRIPTION

NAME

FUNCTION

1LPA

Lowpass output for biquad A.

2BPA

Bandpass output for biquad A.

N/AP/HPA

Notch/allpass/highpass output for

biquad A.

INVA

Inverting input of the summing op amp

for biquad A.

5S1A

Auxiliary signal input pin used in

modes 1a, 1d, 4, 5, and 6b.

6SA/B

Controls S2 input function.

7VA+

Positive analog supply.

8VD+

Positive digital supply.

LSh

Reference point for clock input levels.

Logic threshold typically 1.4V above

LSh voltage.

CLKA

Clock input for biquad A.

NAME

FUNCTION

CLKB

Clock input for biquad B.

50/100/HOLD

Input pin to control the clock-to-

center-frequency ratio of 50:1 or

100:1, or to stop the clock to hold the

last sample of the bandpass or lowpass

outputs.

VD-

Negative digital supply.

VA-

Negative analog supply.

AGND

Analog ground.

S1B

Auxiliary signal input pin used in

modes 1a, 1d, 4, 5, and 6b.

INVB

Inverting input of the summing op amp

for biquad B.

N/AP/HPB

Notch/allpass/highpass output for

biquad B.

BPB

Bandpass output for biquad B.

LPB

Lowpass output for biquad B.

PIN CONFIGURATION

LPA

BPA

N/AP/HPA

INVA

S1A

SA/B

VA+

VD+

LSh

CLKA

LPB

BPB

N/AP/HPB

INVB

S1B

AGND

VA-

VD-

50/100/HOLD

CLKB

TOP VIEW

ML2111

20-Pin PDIP (P20)

20-Pin SOIC (S20)

ML2111CIP bảng dữ liệu(PDF) 2 Page - Micro Linear Corporation

ML2111CIP bảng dữ liệu(HTML) 2 Page - Micro Linear Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

bảng dữ liệu tải về

Link URL