 |
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
|
công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
W989D6KB bảng dữ liệu(PDF) 19 Page - Winbond |
|
|
|||||||||||||||||||||||||||||
W989D6KB bảng dữ liệu(HTML) 19 Page - Winbond |
|
|
19 / 66 page  W989D6KB / W989D2KB 512Mb Mobile LPSDR Publication Release Date : October 07, 2013 - 19 - Revision : A01-003 Current State CS RAS CAS WE Address Command Action Notes Write recovering H X X X X DSL Nop → Maintain Row active after tWR L H H H X NOP Nop → Maintain Row active after tWR L H H L X BST Nop → Maintain Row active after tWR L H L H BS, CA, A10 READ/READA Begin Read 7 L H L L BS, CA, A10 WRIT/WRITA Begin new Write L L H H BS, RA ACT ILLEGAL 3 L L H L BS, A10 PRE/PREA ILLEGAL 3 L L L H X AREF/SELF ILLEGAL L L L L Op-Code MRS/EMRS ILLEGAL Write recovering with auto precharge H X X X X DSL Nop → Enter precharge after tWR L H H H X NOP Nop → Enter precharge after tWR L H H L X BST Nop → Enter precharge after tWR L H L H BS, CA, A10 READ/READA ILLEGAL 3 L H L L BS, CA, A10 WRIT/WRITA ILLEGAL 3 L L H H BS, RA ACT ILLEGAL 3 L L H L BS, A10 PRE/PREA ILLEGAL 3 L L L H X AREF/SELF ILLEGAL L L L L Op-Code MRS/EMRS ILLEGAL Refreshing H X X X X DSL Nop → Idle after tRFC L H H H X NOP Nop → Idle after tRFC L H H L X BST Nop → Idle after tRFC L H L X X READ/WRIT ILLEGAL L L H X X ACT/PRE/PREA ILLEGAL L L L X X AREF/SELF/MRS/ EMRS ILLEGAL Mode register accessing H X X X X DSL Nop → Idle after tMRD L H H H X NOP Nop → Idle after tMRD L H H L X BST ILLEGAL L H L X X READ/WRIT ILLEGAL L L X X X ACT/PRE/PREA/ AREF/SELF/MRS/ EMRS ILLEGAL Note: 1. All entries assume that CKE was active (High level) during the preceding clock cycle and the current clock cycle (CKEn- 1 = CKEn = ”1”) 2. Illegal if any bank is not idle. 3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BS), depending on the state of that bank. 4. Illegal if tRCD is not satisfied. 5. Illegal if tRAS is not satisfied. 6. Must satisfy burst interrupt condition. 7. Must avoid bus contention, bus turn around, and/or satisfy write recovery requirements. 8. Must mask preceding data which don’t satisfy tWR. Remark: H = High level, L = Low level, X = High or Low level (Don’t care), V = Valid data |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
