LTC1418IG datasheet(20/28 Pages) LINER

20 / 28 page

LTC1418

APPLICATIONS INFORMATION

RD = CONVST

CS = 0

BUSY

1418 F18

tCONV

(SAMPLE N)

DATA (N – 1)

DB13 TO DB0

DATA

DATA N

DB13 TO DB0

DATA (N + 1)

DB13 TO DB0

DATA N

DB13 TO DB0

t11

t10

Figure 18. Slow Memory Mode Timing

Figure 19. ROM Mode Timing

RD = CONVST

CS = 0

(SAMPLE N)

BUSY

1418 F19

tCONV

DATA (N – 1)

DB13 TO DB0

DATA

DATA N

DB13 TO DB0

t10

t11

outputs; BUSY goes high releasing the processor and the

processor takes RD (= CONVST) back high and reads the

new conversion data.

In ROM mode, the processor takes RD (= CONVST) low,

starting a conversion and reading the previous conversion

result. After the conversion is complete, the processor can

read the new result and initiate another conversion.

Serial Output Mode

Serial output mode is selected when the SER/PAR input

pin is high. In this mode, Pins 16 to 20, D0 (EXT/INT), D1

(DOUT), D2 (CLKOUT), D3 (SCLK) and D4 (EXTCLKIN)

assume their serial functions as shown in Figure 20.

(During this discussion these pins will be referred to by

their serial function names: EXT/INT, DOUT, CLKOUT,

SCLK and EXTCLKIN.) As in parallel mode, conversions

are started by a falling CONVST edge with CS low. After a

conversion is completed and the output shift register has

been updated, BUSY will go high and valid data will be

available on DOUT (Pin 19). This data can be clocked out

either before the next conversion starts or it can be clocked

out during the next conversion. To enable the serial data

output buffer and shift clock, CS and RD must be low.

Figure 20 shows a function block diagram of the LTC1418

in serial mode. There are two pieces to this circuitry: the

conversion clock selection circuit (EXT/INT, EXTCLKIN

and CLKOUT) and the serial port (SCLK, DOUT, CS and RD).

Conversion Clock Selection (Serial Mode)

In Figure 20, the conversion clock controls the internal

ADC operation. The conversion clock can be either inter-

nal or external. By connecting EXT/INT low, the internal

clock is selected. This clock generates 16 clock cycles

which feed into the SAR for each conversion.

To select an external conversion clock, tie EXT/INT high

and apply an external conversion clock to EXTCLKIN (Pin

16). (When an external shift clock (SCLK) is used during

a conversion, the SCLK should be used as the external

conversion clock to avoid the noise generated by the

LTC1418IG bảng dữ liệu(PDF) 20 Page - Linear Technology

LTC1418IG bảng dữ liệu(HTML) 20 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

bảng dữ liệu tải về

Link URL