UPD64AMC datasheet(16/64 Pages) NEC

16 / 64 page

µPD64A, 65

Data Sheet U14380EJ2V0DS00

3.2 KI Port/Special Ports (P1)

3.2.1 KI port (P11: bits 4-7 of P1)

The KI port is to the 4-bit input port for key entry.

The pin state can be read.

Software can be used to set the availability of the pull-down resistor of the KI port in 4-bit units by means of bit

5 of the P4 register.

When reset, the pull-down resistor is connected.

Table 3-3. KI/Special Port Register (P1)

Bit

Name

KI3

KI2

KI1

KI0

S1/LED

Fixed to “1”

: The state of the S2 pin is read (Read only).

: In INPUT mode, state of the S0 pin is read (Read only).

In OFF mode, this bit is fixed to “1”.

: The state of the S1/LED pin is read regardless of INPUT/OUTPUT mode (Read only).

b4-b7

: The state of the KI pin is read (Read only).

Caution In order to prevent malfunction, be sure to input a low level to more than one of pins KI0 to KI3

when POC is released due to supply voltage startup.

3.2.2 S0 port (bit 2 of P1)

The S0 port is an INPUT/OFF mode port.

The pin state can be read by setting this port to INPUT mode with bit 0 of the P4 register.

In INPUT mode, software can be used to set the availability of the pull-down resistor of the S0 and S1/LED port

in 2-bit units by means of bit 4 of the P4 register.

If INPUT mode is released (thus set to OFF mode), the pin becomes high-impedance but it also makes that the

through current does not flow internally. In OFF mode, “1” can be read regardless of the pin state.

When reset, it is set to OFF mode, thus becoming high-impedance.

3.2.3 S1/LED (bit 3 of P1)

The S1/LED port is an input/output port.

It uses bit 2 of the P4 register to set INPUT or OUTPUT mode. The pin state can be read in both INPUT mode

and OUTPUT mode.

When in INPUT mode, software can be used to set the availability of the pull-down resistor of the S0 and

S1/LED ports in 2-bit units by means of bit 4 of the P4 register.

When in OUTPUT mode, the pull-down resistor is automatically disconnected thus becoming the remote control

transmission display pin (refer to 4. TIMER).

When reset, it is placed in OUTPUT mode, and high level is output.

UPD64AMC bảng dữ liệu(PDF) 16 Page - NEC

UPD64AMC bảng dữ liệu(HTML) 16 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

bảng dữ liệu tải về

Link URL