ACE25C320G datasheet(8/37 Pages) ACE

8 / 37 page

ACE25C320G

Uniform SECTOR Dual and Quad Serial Flash

VER 1.5

WIP bit

The Write In Progress (WIP) bit indicates whether the memory is busy in program/erase/write status

progress.

WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to

1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no

Write Status Register, Program or Erase command is accepted.

SEC, TB, BP2, BP1, BP0 bits

The Block Protect (SEC, TB, BP2, BP1, BP0) bits are non-volatile. They define the size of the area to

be software protected against Program and Erase commands. These bits are written with the Write

Status Register (WRSR) command. When the Block Protect (SEC, TB, BP2, BP1, BP0) bits are set to

1, the relevant memory area (as defined in Table1).becomes protected against Page Program (PP),

Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (SEC, TB, BP2, BP1, BP0)

bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE)

command is executed, if the Block Protect (BP2, BP1, BP0) bits are “000” when CMP=0, or “110/111”

when CMP=1.

SRP1, SRP0 bits.

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status

power supply lock-down or one time programmable protection.

SRP1

SRP0

#WP

Status Register

Description

Software

Protected

The

Status

can

written

after

Write

Enable command, WEL=1.(Default)

Hardware

Protected

WP#=0, the Status Register locked and can not be written to

Hardware

Unprotected

WP#=1, the Status Register is unlocked and can be written

to after a Write Enable command, WEL=1

Power Supply

Lock- Down(1)

Status Register is protected and can not be written to again

until the next Power-Down, Power-Up cycle

One Time

Program (2)

Status Register is permanently protected and can not be

written to

Note:

When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.

2The One time Program feature is available upon special order. Please contact ACE for details.

ACE25C320G bảng dữ liệu(PDF) 8 Page - ACE Technology Co., LTD.

ACE25C320G bảng dữ liệu(HTML) 8 Page - ACE Technology Co., LTD.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

bảng dữ liệu tải về

Link URL