AD5231 datasheet(22/28 Pages) AD

22 / 28 page

AD5231

Data Sheet

Rev. D | Page 22 of 28

FLASH/EEMEM RELIABILITY

The Flash/EE memory array on the AD5231 is fully qualified

for two key Flash/EE memory characteristics, namely Flash/EE

memory cycling endurance and Flash/EE memory data

retention.

Endurance quantifies the ability of the Flash/EE memory to be

cycled through many program, read, and erase cycles. In real

terms, a single endurance cycle is composed of four

independent, sequential events. These events are defined as

•

Initial page erase sequence

•

Read/verify sequence

•

Byte program sequence

•

Second read/verify sequence

During reliability qualification, Flash/EE memory is cycled

from 0x000 to 0x3FF until a first fail is recorded signifying the

endurance limit of the on-chip Flash/EE memory.

As indicated in the Specifications section, the AD5231 Flash/EE

memory endurance qualification has been carried out in

accordance with JEDEC Specification A117 over the industrial

temperature range of −40°C to +85°C. The results allow the

specification of a minimum endurance figure over supply and

temperature of 100,000 cycles, with an endurance figure of

700,000 cycles being typical of operation at 25°C.

Retention quantifies the ability of the Flash/EE memory to

retain its programmed data over time. Again, the AD5231 has

been qualified in accordance with the formal JEDEC Retention

Lifetime Specification (A117) at a specific junction temperature

(TJ = 55°C). As part of this qualification procedure, the

Flash/EE memory is cycled to its specified endurance limit,

described previously, before data retention is characterized.

This means that the Flash/EE memory is guaranteed to retain

its data for its full specified retention lifetime every time the

Flash/EE memory is reprogrammed. It should also be noted

that retention lifetime, based on an activation energy of 0.6 eV,

derates with TJ, as shown in Figure 45. For example, the data is

retained for 100 years at 55°C operation, but reduces to 15 years

at 85°C operation. Beyond these limits, the part must be

reprogrammed so that the data can be restored.

300

250

200

150

100

110

TJ JUNCTION TEMPERATURE (°C)

ANALOG DEVICES

TYPICAL PERFORMANCE

AT TJ = 55°C

Figure 45. Flash/EE Memory Data Retention

AD5231 bảng dữ liệu(PDF) 22 Page - Analog Devices

AD5231 bảng dữ liệu(HTML) 22 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

bảng dữ liệu tải về

Link URL