ICS552-03 datasheet(5/6 Pages) ICST

5 / 6 page

LOW SKEW 1 TO 8 CLOCK BUFFER (4 AT 1X, 4 AT 1/2X)

MDS 552-03 B

Revision 052501

Int egrat ed C i rcuit Syste ms q 525 R a ce S t r eet, San Jose, CA 95126 q t e l (40 8 ) 295 -9800 q

w w w. icst . c om

ICS552-03

AC Electrical Characteristics (continued)

VDD = 3.3V ±5%, Ambient Temperature 0 to +70

° C, unless stated otherwise

VDD = 5.0V ±5%, Ambient Temperature 0 to +70

° C, unless stated otherwise

Notes: 1. With rail to rail input clock

2. Between any two outputs with equal loading

3. Propagation delay matching through the part

4. Duty cycle on outputs will match incoming clock duty cycle. Consult ICS for tight duty cycle clock

generators.

Parameter

Symbol

Conditions

Min.

Typ.

Max.

Units

Input Frequency

200

MHz

Output Rise Time

tOR

0.8 to 2.0 V, CL=15 pF

1.0

Output Fall Time

tOF

2.0 to 0.8 V, CL=15 pF

1.0

Propagation Delay

Note 1

Output to output skew. Between

any two Q outputs

Note 2

Rising edges at VDD/2

Output to output skew. Between

any two P outputs

Note 2

Rising edges at VDD/2

Output to output skew. Between

any P to any Q output

Note 2

Rising edges at VDD/2

100

Input A to Input B skew

Note 3

Parameter

Symbol

Conditions

Min.

Typ.

Max.

Units

Input Frequency

160

MHz

Output Rise Time

tOR

0.8 to 2.0 V, CL=15 pF

0.7

Output Fall Time

tOF

2.0 to 0.8 V, CL=15 pF

0.7

Propagation Delay

Note 1

Output to output skew. Between

any two Q outputs

Note 2

Rising edges at VDD/2

Output to output skew. Between

any two P outputs

Note 2

Rising edges at VDD/2

Output to output skew. Between

any P to any Q output

Note 2

Rising edges at VDD/2

100

Input A to Input B skew

Note 3

ICS552-03 bảng dữ liệu(PDF) 5 Page - Integrated Circuit Systems

ICS552-03 bảng dữ liệu(HTML) 5 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6

bảng dữ liệu tải về

Link URL