công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ICS1522M bảng dữ liệu(PDF) 11 Page - Integrated Circuit Systems

tên linh kiện ICS1522M
Giải thích chi tiết về linh kiện  User-Programmable Video Clock Generator/ Line-Locked Clock Regenerator
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ICST [Integrated Circuit Systems]
Trang chủ  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS1522M bảng dữ liệu(HTML) 11 Page - Integrated Circuit Systems

Back Button ICS1522M Datasheet HTML 5Page - Integrated Circuit Systems ICS1522M Datasheet HTML 6Page - Integrated Circuit Systems ICS1522M Datasheet HTML 7Page - Integrated Circuit Systems ICS1522M Datasheet HTML 8Page - Integrated Circuit Systems ICS1522M Datasheet HTML 9Page - Integrated Circuit Systems ICS1522M Datasheet HTML 10Page - Integrated Circuit Systems ICS1522M Datasheet HTML 11Page - Integrated Circuit Systems ICS1522M Datasheet HTML 12Page - Integrated Circuit Systems ICS1522M Datasheet HTML 13Page - Integrated Circuit Systems  
Zoom Inzoom in Zoom Outzoom out
 11 / 13 page
background image
11
ICS1522
AC Characteristics
SYMBOL
PARAMETER
MIN
TYP
MAX
UNITS
Fvco
VCO Frequency
14
230
MHz
Fxtal
Crystal Frequency
5
20
MHz
Cpar
Crystal Oscillator Loading Capacitance
20
pF
FHSYNC
Horizontal Sync Rate
15
100
kHz
Txhi
XTAL1 High Time (when driven externally)
8
ns
Txlo
XTAL1 Low Time (when driven externally)
8
ns
TJIT
Phase Jitter (see Note 1)
1
ns
Tlock
PLL Acquire Time (to within 1%)
500
ms
Idd
VDD Supply Current
15
mA
Iddo
VDDO Supply Current
(excluding CLK+/- termination)
20
mA
ANALOG INPUTS
TFINE
Fine Phase Adjustment Range
0
15
ns
VFINE
Control Voltage for FINE
0
VDD/2
VDC
A
FINE Input Bias Current
20
nA
A
Capacitance of FINE Input
100
pf
A
Bandwidth of FINE Input (3dB)
0.5
1.5
kHz
DIGITAL INPUT
A
SELn, SDATA Setup Time
10
ns
A
SELn, SDATA Hold Time
10
ns
A
SCLK Pulse Width (Thi or Tlo)
20
ns
A
SCLK Frequency
20
MHz
A
Phase-frequency detector enable time
50
ns
A
Phase-frequency detector disable time
50
ns
DIGITAL OUTPUTS
TSKEW
Time Skew between CLK+, CLK-
500
ps
FCLK
CLK+ and CLK- Clock Rate
230
MHz
GAINS
VCO
VCO Gain, VCO(0:2)
10
90
MHz/V
PFD
Phase Detector Gain, PFD (0:2)
.23
120
mA/2prad
Note 1: TJIT is the total uncertainty of the phase measured at the start of a video line on a 350 MHz oscilloscope under
these conditions: HSYNC pin driven with crystal oscillator at 48.363 kHz; FVCO = 65.000 MHz; M =0 (divide
by 1 on the output; and N = 1343 (1344 clocks per line).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com