GMS90C320PL40 datasheet(24/46 Pages) HYNIX

24 / 46 page

GMS90C320

OCT. 2000 Ver 1.2

Power Saving Modes

Two power down modes are available, the Idle Mode and Power Down Mode.

The bits PDE and IDLE of the register PCON select the Power Down mode or the Idle mode, respectively. If the Power Down

mode and the Idle mode are set at the same time, the Power Down mode takes precedence. Table 10 gives a general overview

of the power saving modes.

In the Power Down mode of operation, VCC can be reduced to minimize power consumption. It must be ensured, however,

that VCC is not reduced before the Power Down mode is invoked, and that VCC is restored to its normal operating level, before

the Power Down mode is terminated. The reset signal that terminates the Power Down Mode also restarts the oscillator. The

reset should not be activated before VCC is restored to its normal operating level and must be held active long enough to allow

the oscillator to restart and stabilize (similar to power-on reset).

Table 10

Power Saving Modes Overview

Mode

Entering Instruction

Example

Leaving by

Remarks

Idle mode

ORL PCON,#01H

- enabled interrupt

- Hardware Reset

CPU is gated off

CPU status registers maintain

their data.

Peripherals are active

Power-Down

Mode

ORL PCON,#02H

Hardware Reset

Oscillator is stopped, contents of

on-chip RAM and SFR’s are main-

tained (leaving Power Down Mode

means redefinition of SFR con-

tents).

GMS90C320PL40 bảng dữ liệu(PDF) 24 Page - Hynix Semiconductor