7130LA55P datasheet(6/7 Pages) IDT

6 / 7 page

MILITARYANDCOMMERCIAL TEMPERATURERANGES

IDT54/74FCT374/A/C

FAST CMOS OCTAL D REGISTERS (3-STATE)

Pulse

Generator

R T

D.U.T

V CC

VIN

C L

VOUT

50pF

500

Ω

500

Ω

7.0V

1.5V

DATA

INPUT

TIMING

INPUT

ASYNCHRONOUS CONTROL

PRESET

CLEAR

ETC.

SYNCHRONOUS CONTROL

tSU

tREM

tSU

HIGH-LOW-HIGH

PULSE

LOW-HIGH-LOW

PULSE

1.5V

SAME PHASE

INPUT TRANSITION

1.5V

VOH

tPLH

OUTPUT

OPPOSITE PHASE

INPUT TRANSITION

1.5V

tPLH

tPHL

VOL

CONTROL

INPUT

1.5V

3.5V

OUTPUT

NORMALLY

LOW

OUTPUT

NORMALLY

HIGH

SWITCH

CLOSED

SWITCH

OPEN

VOL

0.3V

tPLZ

tPZL

tPZH

tPHZ

3.5V

1.5V

ENABLE

DISABLE

VOH

PRESET

CLEAR

CLOCK ENABLE

ETC.

Octal link

TEST CIRCUITS AND WAVEFORMS

Propagation Delay

Test Circuits for All Outputs

Enable and Disable Times

Set-Up, Hold, and Release Times

Pulse Width

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

2. Pulse Generator for All Pulses: Rate

≤ 1.0MHz; ZO ≤ 50Ω; tF ≤ 2.5ns; tR ≤ 2.5ns.

Test

Switch

Open Drain

Disable Low

Closed

Enable Low

All Other Tests

Open

SWITCH POSITION

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

7130LA55P bảng dữ liệu(PDF) 6 Page - Integrated Device Technology

7130LA55P bảng dữ liệu(HTML) 6 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7

bảng dữ liệu tải về

Link URL