ADC08060

www.ti.com

SNAS120H – OCTOBER 2000 – REVISED MARCH 2013

Specification Definitions

APERTURE (SAMPLING) DELAY is that time required after the fall of the clock input for the sampling switch to

the clock goes low.

APERTURE JITTER is the variation in aperture delay from sample to sample. Aperture jitter shows up as noise

at the output.

CLOCK DUTY CYCLE is the ratio of the time that the clock waveform is at a logic high to the total time of one

clock period.

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1

LSB. Measured at 60 MSPS with a ramp input.

EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise

and Distortion Ratio, or SINAD. ENOB is defined as (SINAD – 1.76) / 6.02 and says that the converter is

equivalent to a perfect ADC of this (ENOB) number of bits.

FULL-POWER BANDWIDTH is the frequency at which the reconstructed output fundamental drops 3 dB below

its low frequency value for a full scale input.

is defined as:

where

•

(1)

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from

zero scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code

transition). The deviation of any given code from this straight line is measured from the center of that code value.

The end point test method is used. Measured at 60 MSPS with a ramp input.

INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of the

interaction between two sinusoidal frequencies that are applied to the ADC input at the same time. IMD is the

ratio of the power in the second and third order intermodulation products to the total power in the original

frequencies.

MISSING CODES are those output codes that are skipped and will never appear at the ADC outputs. These

codes cannot be reached with any input value.

POWER SUPPLY REJECTION RATIO (PSRR) is a measure of how well the ADC rejects a change in the power

supply voltage. For the ADC08060, PSRR1 is the ratio of the change in d.c. power supply voltage to the resulting

change in Full-Scale Error, expressed in dB. PSRR2 is a measure of how well an a.c. signal riding upon the

power supply is rejected and is here defined as:

where

•

SNR0 is the SNR measured with no noise or signal on the supply lines and SNR1 is the SNR measured with a

(2)

OUTPUT DELAY is the time delay after the rising edge of the input clock before the data changes at the output

pins.

OUTPUT HOLD TIME is the length of time that the output data is valid after the rise of the input clock.

PIPELINE DELAY (LATENCY) is the number of clock cycles between initiation of conversion and when that data

is presented to the output driver stage. New data is available at every clock cycle, but the data lags the

conversion by the Pipeline Delay plus the Output Delay.

SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal frequency at

the output to the rms value of the sum of all other spectral components below one-half the sampling frequency,

not including harmonics or d.c.

Copyright © 2000–2013, Texas Instruments Incorporated

Submit Documentation Feedback

13

Product Folder Links: ADC08060