LMP92018 datasheet(8/34 Pages) TI1

8 / 34 page

LMP92018

SNAS514B – NOVEMBER 2011 – REVISED MAY 2013

www.ti.com

Electrical Characteristics (continued)

Unless otherwise noted, these specifications apply for VDD=4.75V to 5.25V, REF=VDD, TA=25°C. Boldface limits are over

the temperature range of

−30°C ≤ TA ≤ 85°C unless otherwise noted. DAC input code range 12 to 1012. DAC output

CL = 200 pF unless otherwise noted.

Symbol

Parameter

Conditions

Min

Typ

Max

Units

DIGITAL INPUT CHARACTERISTICS (CSB, DIN, SCLK)

VIH

Input HIGH Voltage

0.7 x VIO

VIL

Input LO Voltage

0.3 x VIO

Hysteresis

250

IIND

Digital Input Current

±0.005

±1

µA

CIND

Input Capacitance

DIGITAL OUTPUT CHARACTERISTICS (GPIO[11:0])

IOUT = 200 µA

0.01

0.4

VOL

Output LO Voltage

IOUT = 1.6 mA

0.07

0.4

VGPIO = VDD = 5V

IOUT = 200µA

VGPIO-0.2

VOH

Output HI Voltage

IOUT = 1.6 mA

VGPIO-0.5

VGPIO = VDD = 5V

TRI-STATE Output Leakage

IOZH, IOZL

VGPIO=VDD

±5

µA

Current

COUT

Output Capacitance

DIGITAL OUTPUT CHARACTERISTICS (DOUT)

IOUT = 200 µA

0.01

0.4

VOL

Output LO Voltage

IOUT = 1.6 mA

0.07

0.6

VIO = 3.3V

IOUT = 200 µA

VIO-0.2

VOH

Output HI Voltage

IOUT = 1.6 mA

VIO-0.5

VIO = 3.3V

TRI-STATE Output Leakage

IOZH, IOZL

VGPIO = 1.8V =VDD

±5

µA

Current

COUT

Output Capacitance

DIGITAL OUTPUT CHARACTERISTICS (DRDYB)

IOUT = 1.6 mA

VOH_MAX

Maximum Output HI Voltage

VIO-0.5

µA

VIO = 3.3V to VDD

VOL

Output LO Voltage

Force 0V or VDD

0.01

POWER SUPPLY CHARACTERISTICS

VDD

Supply Voltage Range

4.75

5.5

VGPIO

GPIO Rail Range

1.8

VDD

VIO

SPI Rail Range

1.8

VDD

IDD

Supply Current, Conversion Mode

OUT[3:0] pins RL = ∞

Power Consumption, Conversion

PWRCONV

OUT[3:0] pins RL = ∞

Mode

Supply Current, Power-Down

IPD

µA

Mode

VPOR

Power-On Reset(6)

1.9

2.7

AC ELECTRICAL CHARACTERISTICS

tTRACK

ADC Track Time

Dictated by SPI bus activity

t8+9×t1

µs

tHOLD

ADC Hold Time

Dictated by SPI bus activity

15×t1

µs

25%FS to 75%FS code change,

DAC Settling Time(7)

µs

RL = 2K, CL = 200 pF

(6)

During the power up the supply rail must ramp up beyond VPOR MIN for the device to acquire default state. After the supply rail has

reached the nominal level, the rail can drop as low as VPOR MAX for the current state to be maintained.

(7)

Device Specification is guaranteed by characterization and is not tested in production.

Submit Documentation Feedback

Product Folder Links: LMP92018

LMP92018 bảng dữ liệu(PDF) 8 Page - Texas Instruments

LMP92018 bảng dữ liệu(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

bảng dữ liệu tải về

Link URL