MSP430F2002IPW datasheet(48/94 Pages) TI1

48 / 94 page

MSP430F20x3

MSP430F20x2

MSP430F20x1

SLAS491I – AUGUST 2005 – REVISED DECEMBER 2012

www.ti.com

JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER

VCC

MIN

TYP

MAX

UNIT

fSBW

Spy-Bi-Wire input frequency

2.2 V, 3 V

MHz

tSBW,Low

Spy-Bi-Wire low clock pulse length

2.2 V, 3 V

0.025

µs

tSBW,En

Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge(1))

2.2 V, 3 V

µs

tSBW,Ret

Spy-Bi-Wire return to normal operation time

2.2 V, 3 V

100

µs

2.2 V

MHz

fTCK

TCK input frequency(2)

3 V

MHz

RInternal

Internal pulldown resistance on TEST

2.2 V, 3 V

Ω

(1)

Tools accessing the Spy-Bi-Wire interface need to wait for the maximum tSBW,En time after pulling the TEST/SBWCLK pin high before

applying the first SBWCLK clock edge.

(2)

fTCK may be restricted to meet the timing requirements of the module selected.

JTAG Fuse

(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

MAX

UNIT

VCC(FB)

Supply voltage during fuse-blow condition

TA = 25°C

2.5

VFB

Voltage level on TEST for fuse blow

IFB

Supply current into TEST during fuse blow

100

tFB

Time to blow fuse

(1)

Once the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation feature is possible, and JTAG is switched to

bypass mode.

Submit Documentation Feedback

MSP430F2002IPW bảng dữ liệu(PDF) 48 Page - Texas Instruments

MSP430F2002IPW bảng dữ liệu(HTML) 48 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

bảng dữ liệu tải về

Link URL