Prescalar

1

Register

Prescalar

0

Register

PWM 1

Register

PWM 0

Register

Oscillator

Power-On

Reset

RST

0

1

LED

0

0

1

LED1

5

Bit 7 of Select Register LS3

Bit 6 of Select Register LS3

Bit 7 of Input Register2

PWM0 Register

PWM1 Register

Programming Example (See end of

datasheet

for complete

example)

COPIE

S

Bit0

o

fSelec

t

Register

LS0

Bit1

LED Select

Register

Input

Register

Bit0 of Input Reg

1

I

2

C

Filters

I

2

C Bus

Control

A

2

A

1

A

0

SCL

SDA

LP3943

SNVS256A – MAY 2004 – REVISED MAY 2004

www.ti.com

Architectural Block Diagram

Figure 2. For Explanation of LP3943 Operation, Please Refer to “Theory of Operation” in Application

Notes.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

4

Submit Documentation Feedback

Copyright © 2004, Texas Instruments Incorporated

Product Folder Links: LP3943