AT45DB321E datasheet(12/73 Pages) ETC2

12 / 73 page

AT45DB321E

8784F–DFLASH–11/2013

buffer is reached, then the device will wrap around back to the beginning of the buffer. When using the binary page size,

the page and buffer address bits correspond to a 22-bit logical address (A21-A0) in the main memory.

After all data bytes have been clocked into the device, a low-to-high transition on the CS pin will start the program

operation in which the device will program the data stored in Buffer 1 into the main memory array. Only the data bytes

that were clocked into the device will be programmed into the main memory.

Example:

If only two data bytes were clocked into the device, then only two bytes will be programmed into main

memory and the remaining bytes in the memory page will remain in their previous state.

The CS pin must be deasserted on a byte boundary (multiples of eight bits); otherwise, the operation will be aborted and

no data will be programmed. The programming of the data bytes is internally self-timed and should take place in a

maximum time of tP (the program time will be a multiple of the tBP time depending on the number of bytes being

programmed). During this time, the RDY/BUSY bit in the Status Register will indicate that the device is busy.

The device also incorporates an intelligent programming algorithm that can detect when a byte location fails to program

properly. If a programming error arises, it will be indicated by the EPE bit in the Status Register.

6.6

Page Erase

The Page Erase command can be used to individually erase any page in the main memory array allowing the Buffer to

Main Memory Page Program without Built-In Erase command or the Main Memory Byte/Page Program through Buffer 1

command to be utilized at a later time.

To perform a Page Erase with the standard DataFlash page size (528 bytes), an opcode of 81h must be clocked into the

device followed by three address bytes comprised of one dummy bits, 13 page address bits (PA12 - PA0) that specify the

page in the main memory to be erased, and 10 dummy bits. To perform a Page Erase with the binary page size (512

bytes), an opcode of 81h must be clocked into the device followed by three address bytes comprised of two dummy bits,

13 page address bits (A21 - A9) that specify the page in the main memory to be erased, and nine dummy bits.

When a low-to-high transition occurs on the CS pin, the device will erase the selected page (the erased state is a Logic

1). The erase operation is internally self-timed and should take place in a maximum time of tPE. During this time, the

RDY/BUSY bit in the Status Register will indicate that the device is busy.

The device also incorporates an intelligent erase algorithm that can detect when a byte location fails to erase properly. If

an erase error arises, it will be indicated by the EPE bit in the Status Register.

6.7

Block Erase

The Block Erase command can be used to erase a block of eight pages at one time. This command is useful when

needing to pre-erase larger amounts of memory and is more efficient than issuing eight separate Page Erase

commands.

To perform a Block Erase with the standard DataFlash page size (528 bytes), an opcode of 50h must be clocked into the

device followed by three address bytes comprised of one dummy bit, 10 page address bits (PA12 - PA3), and 13 dummy

bits. The 10 page address bits are used to specify which block of eight pages is to be erased.

To perform a Block Erase with the binary page size (512 bytes), an opcode of 50h must be clocked into the device

followed by three address bytes comprised of two dummy bits, 10 page address bits (A21 - A12), and 12 dummy bits.

The 10 page address bits are used to specify which block of eight pages is to be erased.

When a low-to-high transition occurs on the CS pin, the device will erase the selected block of eight pages. The erase

operation is internally self-timed and should take place in a maximum time of tBE. During this time, the RDY/BUSY bit in

the Status Register will indicate that the device is busy.

The device also incorporates an intelligent erase algorithm that can detect when a byte location fails to erase properly. If

an erase error arises, it will be indicated by the EPE bit in the Status Register.

AT45DB321E bảng dữ liệu(PDF) 12 Page - List of Unclassifed Manufacturers

AT45DB321E bảng dữ liệu(HTML) 12 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

bảng dữ liệu tải về

Link URL