ADDR21 datasheet(16/68 Pages) ETC2

16 / 68 page

E t h e rn et interfac e MAC

NS 75 20 Da ta shee t

03 /2 00 6

Mnemonic Signal

Description

MDC

MII management clock

Provides the clock for the MDIO serial data channel. The MDC signal

is an NS7520 output. The frequency is derived from the system

operating frequency per the CLKS field setting (see the CLKS field in

Table 69: "MII Management Configuration register bit definition" on

page 191).

MDIO

Management data IO

A bi-directional signal that provides a serial data channel between the

NS7520 and the external Ethernet PHY module.

TXCLK

Transmit clock

An input to the NS7520 from the external PHY module. TXCLK

provides the synchronous data clock for transmit data.

TXD3

TXD2

TXD1

TXD0

Transmit data signals

Nibble bus used by the NS7520 to drive data to the external Ethernet

PHY. All transmit data signals are synchronized to TXCLK.

In ENDEC mode, only TXD0 is used for transmit data.

TXER

Transmit coding error

Output asserted by the NS7520 when an error has occurred in the

transmit data stream.

TXEN

Transmit enable

Asserted when the NS7520 drives valid data on the TXD outputs.

This signal is synchronized to TXCLK.

COL

Transmit collision

Input signal asserted by the external Ethernet PHY when a collision

is detected.

CRS

Receive carrier sense

Asserted by the external Ethernet PHY whenever the receive medium

is non-idle.

RXCLK

Receive clock

An input to the NS7520 from the external PHY module. The receive

clock provides the synchronous data clock for receive data.

RXD3

RXD2

RXD1

RXD0

Receive data signals

Nibble bus used by the NS7520 to input receive data from the

external Ethernet PHY. All receive data signals are synchronized to

RXCLK.

In ENDEC mode, only RXD0 is used for receive data.

RXER

Receive error

Input asserted by the external Ethernet PHY when the Ethernet PHY

encounters invalid symbols from the network.

RXDV

Receive data valid

Input asserted by the external Ethernet PHY when the PHY drives

valid data on the RXD inputs.

ADDR21 bảng dữ liệu(PDF) 16 Page - List of Unclassifed Manufacturers

ADDR21 bảng dữ liệu(HTML) 16 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

bảng dữ liệu tải về

Link URL