công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

PD488588FF bảng dữ liệu(PDF) 41 Page - Elpida Memory

tên linh kiện PD488588FF
Giải thích chi tiết về linh kiện  288M bits Direct Rambus DRAM for High Performance Solution
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ELPIDA [Elpida Memory]
Trang chủ  http://www.elpida.com/en
Logo ELPIDA - Elpida Memory

PD488588FF bảng dữ liệu(HTML) 41 Page - Elpida Memory

Back Button PD488588FF Datasheet HTML 37Page - Elpida Memory PD488588FF Datasheet HTML 38Page - Elpida Memory PD488588FF Datasheet HTML 39Page - Elpida Memory PD488588FF Datasheet HTML 40Page - Elpida Memory PD488588FF Datasheet HTML 41Page - Elpida Memory PD488588FF Datasheet HTML 42Page - Elpida Memory PD488588FF Datasheet HTML 43Page - Elpida Memory PD488588FF Datasheet HTML 44Page - Elpida Memory PD488588FF Datasheet HTML 45Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 79 page
background image
Data Sheet
E0251N20 (Ver. 2.0)
41
µµµµPD488588FF-C80-40
Figure 22-1 Control Registers (2/7)
Control Register : CNFGB
Address : 02416
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
SVER5..0=ssssss
CORG4..0=01000
SPT0
DEVTYP2..0=000
BYTB
Read only register.
Field
Description
SVER5..0
Stepping version. Specifies the mask version number of this device.
CORG4..0
Core organization. This field specifies the number of bank (5 bits), row (9 bits), and column (7 bits) address bits.
SPT
Split-core. SPT=1 means the core is split, SPT=0 means it is not.
DEVTYP2..0
Device type. DEVTYP=000 means that this device is an RDRAM.
BYT
Byte width. B=1 means the device reads and writes 9-bit memory bytes.B=0 means 8 bits.
Control Register : TEST34
Address : 02216
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Read/write register.
Reset values of TEST34 is zero (from SIO Reset).
This register are used for testing purposes. It must not be read or written after SIO Reset.
Control Register : DEVID
Address : 04016
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
0
DEVID4..0
Read/write register.
Reset value is undefined.
Field
Description
DEVID4..0
Device Identification register. DEVID4..DEVID0 is compared to DR4..DR0, DC4..DC0, and DX4..DX0 fields for all
memory read or write transactions. This determines which RDRAM is selected for the memory read or write
transaction.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com