DS2406

23 of 30

1-WIRE SIGNALING

The DS2406 requires strict protocols to ensure data integrity. The protocol consists of five types of

signaling on one line: Reset Sequence with Reset Pulse and Presence Pulse, Write 0, Write 1, Read Data

and Program Pulse. Except for the presence pulse the bus master initiates all these signals.

The initialization sequence required to begin any communication with the DS2406 is shown in Figure 14.

A reset pulse followed by a presence pulse indicates the DS2406 is ready to send or receive data. The bus

goes into receive mode (RX). The 1-Wire bus is pulled to a high state via the pull-up resistor. After

INITIALIZATION PROCEDURE “RESET AND PRESENCE PULSES” Figure 14

RESISTOR

MASTER

DS2406

MASTER RX "PRESENCE PULSE"

MASTER TX

"RESET PULSE"

0V

*

maximum 5 ms. Otherwise the DS2406 may perform a power-on reset.

READ/WRITE TIME SLOTS

The definitions of write and read time slots are illustrated in Figure 15. The master initiates all time slots

by driving the data line low. The falling edge of the data line synchronizes the DS2406 to the master by

triggering an internal delay circuit. During write time slots, the delay circuit determines when the DS2406

will sample the data line. For a read data time slot, if a “0” is to be transmitted, the delay circuit

determines how long the DS2406 will hold the data line low. If the data bit is a “1”, the DS2406 will not

hold the data line low at all.