công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

CS4923 bảng dữ liệu(PDF) 24 Page - Cirrus Logic

tên linh kiện CS4923
Giải thích chi tiết về linh kiện  Multi-Channel Digital Audio Decoders
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  CIRRUS [Cirrus Logic]
Trang chủ  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4923 bảng dữ liệu(HTML) 24 Page - Cirrus Logic

Back Button CS4923 Datasheet HTML 20Page - Cirrus Logic CS4923 Datasheet HTML 21Page - Cirrus Logic CS4923 Datasheet HTML 22Page - Cirrus Logic CS4923 Datasheet HTML 23Page - Cirrus Logic CS4923 Datasheet HTML 24Page - Cirrus Logic CS4923 Datasheet HTML 25Page - Cirrus Logic CS4923 Datasheet HTML 26Page - Cirrus Logic CS4923 Datasheet HTML 27Page - Cirrus Logic CS4923 Datasheet HTML 28Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 56 page
background image
CS4923/4/5/6/7/8/9
24
DS262F2
3.2 Termination Requirements
The CS4923/4/5/6/7/8/9 incorporates open drain
pins which must be pulled high for proper
operation. INTREQ (pin 20) is always an open
drain pin which requires a pull-up for proper
operation. When in the I2C serial communication
mode, the SCDIO signal (pin 19) is open drain and
thus requires a pull-up for proper operation.
Due to the internal, multiplexed design of the pins,
certain signals may or may not require termination
depending on the mode being used. If a parallel
host communication mode is not being used,
GPIO[11:0] must be terminated or driven as these
pins will come up as high impedance inputs and
will be prone to oscillation if they are left floating.
The specific termination requirements may vary
since the state of some of the GPIO pins will
determine the communication mode at the rising
edge of reset (please see section 6 for more
information).
For
the
explicit
termination
requirements of each communication mode please
see the typical connection diagrams.
Generally a 4.7k Ohm resistor is recommended for
open drain pins while a 10k Ohm resistor is
sufficient for the GPIO pins and unused inputs.
3.3 Phase Locked Loop Filter
The internal phase locked loop (PLL) of the
CS4923/4/5/6/7/8/9 requires an external filter for
successful operation. The topology of this filter and
component values are shown in the typical
connection diagrams. Care should be taken when
laying out the filter circuitry to minimize trace
lengths and to avoid any close routing of high
frequency signals. Any noise coupled on to the
filter circuit will be directly coupled into the PLL,
which could affect performance.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com