CS22250 datasheet(18/32 Pages) CIRRUS

18 / 32 page

CS22250 Wireless 10BT Controller

18 of 32

DS551PP2

Rev. 3.0

www.cirrus.com

NOSWAIT

Input

The wait bus is a single bit bus, which indicates the processing element

addressed on the external control address space is not capable of

completing the transfer on this cycle.

OSRNW

Output

External control bus read/write.

OSCLK

Output

External control bus clock. This clock is half the frequency of the internal

control clock. External processing element clocks the input data to the

OSAD bus on this clock edge.

NOSRESET

Output

External control bus reset.

OSCTLDIR

Output

External control bus direction control. The direction bus is a single bit

bus, which indicates the direction of the tri-state drivers on the

address/data bus. A logic ‘0’ on this bus indicates the tri-state drivers are

on source mode on the OS bus and a logic ‘1’ on this bus indicates the

tri-state drivers are on receive mode from the OS bus.

OSREQ

Output

External control bus request. It indicates a transfer has been initiated,

addressed to the external control bus address space. The external

control bus FUB shall de-assert the transfer request on the next OS

cycle, if the OS wait signal is not asserted by the processing element on

the OS bus during the data phase.

OSNINT

Input

This is the interrupt for external bus interface to the ARM core.

External DMA Interface

DMAREQA

Input

DMA request channel A. When driven HIGH, this signal tells the DMA

controller that an agent on the external control bus is requesting a DMA

access.

DMAREQB

Input

DMA request channel B. When driven HIGH, this signal tells the DMA

controller that an agent on the external control bus is requesting a DMA

access.

CS22250 bảng dữ liệu(PDF) 18 Page - Cirrus Logic

CS22250 bảng dữ liệu(HTML) 18 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

bảng dữ liệu tải về

Link URL