CL-CS3712 datasheet(19/26 Pages) CIRRUS

19 / 26 page

C ONFIDEN TIAL

DS588PP1 - rev 0.4 April 11, 2002

Pinout Information

PRELIMINARY DRAFT

www.cirrus.com

Host

Interface

Signals (cont.)

DMARQ

O -TS

DMA Request

DMACK*

DMA Acknowledge*

PDIAG*

I/O

Passed Diagnostics*

DASP*

I/O

Slave Present

Buffer

Interface

Signals

SDCLK

SDRAM CLK

CKE

Clock Enable

DQMU

Upper Data Mask Enable

DQML

Lower Data Mask Enable

WE*

Write Enable

CS0*

Chip Select 0

CS1*

Chip Select 1

CAS*

Column Address Strobe Low

RAS*

Row Address Strobe

BA11

BA10

BA9

BA8

BA7

BA6

BA5

BA4

BA3

BA2

BA1

BA0

Buffer Address [11:0]

BD15

BD14

BD13

BD12

BD11

BD10

I/O

Buffer Data Bus

BD9/

PLL_CLK_BP_SL

I/O

Buffer Data Bus Bit 9 / PLL Clock Bypass

BD8/CS_POLARITY

I/O

Buffer Data Bus Bit 8 / uComputer Clock Select

BD7/MOT-I*

I/O

Buffer Data Bus Bit 7 / Motorola-Intel

BD6/M-NM*

I/O

Buffer Data Bus Bit 6 / Multiplexed - Nonmultiplexed

BD5/

DEC_CLK_BP_SL

I/O

Buffer Data Bus Bit 5 / Decoder Clock

BD4/DTSL

I/O

Buffer Data Bus Bit 4 / Drive Test Select

BD3/XTSL

I/O

Buffer Data Bus Bit3 / XTAL Select

BD2/UCSL2

BD1/UCSL1

BD0/UCSL0

I/O

Buffer Data Bus Bit 2-0 / uComputer Clock Select

Table 3: CL-CS3712 Pin Map (Continued)

Type

Name

Pin(s)

I/O

Function

CL-CS3712 bảng dữ liệu(PDF) 19 Page - Cirrus Logic

CL-CS3712 bảng dữ liệu(HTML) 19 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

bảng dữ liệu tải về

Link URL