CS3865C datasheet(5/8 Pages) CHERRY

5 / 8 page

The CS3865C is a high performance, fixed frequency, dual

channel current mode PWM controller specifically

designed for off-line and DC to DC converter applications.

It offers the designer a cost effective solution with minimal

external components where independent regulation of two

power converters is required. Each channel contains a high

gain error amplifier, current sensing comparator, pulse

width modulator latch, and totem pole output driver. The

oscillator, reference, and undervoltage lockout circuits are

common to both channels.

The oscillator uses precise frequency and duty cycle con-

trol. The frequency is programmed by the values RT and

CT. Capacitor, CT, is charged and discharged by an equal

magnitude internal current source and sink, generating a

symmetrical 50 percent duty cycle waveform at CT. The

oscillator peak and valley thresholds are 3.5V and 1.6V

respectively. The source/sink current magnitude is con-

trolled by resistor RT. For proper operation over tempera-

ture range, its value should be between 4.0kΩ and 16kΩ.

As CT charges and discharges, an internal blanking pulse

is generated that alternately drives the inputs of the upper

and lower NOR gates high. This, in conjunction with a

precise amount of delay time introduced into each chan-

nel, produces well defined non-overlapping output duty

cycles. The second output, VOUT

2 is enabled while CT is

charging, and the primary is enabled during the discharge.

Even at 500kHz, each output is capable of approximately

44% duty cycle, making this controller suitable for high

frequency power conversion applications.

In many noise sensitive applications, it may be necessary

to synchronize the converter with an external system

clock. This can be accomplished by applying an external

clock signal. For reliable synchronization, the oscillator fre-

quency should be set about 10% slower than the clock fre-

quency. The rising edge of the clock signal applied to

SYNC, terminates CT‘s charging and VOUT

2‘s conduction.

By tailoring the clock waveform symmetry, accurate duty

cycle clamping of either output can be achieved.

Each channel contains a fully-compensated error amplifi-

er. The output and inverting input nodes are accessible.

The amplifier features a typical dc voltage gain of 100 dB,

and a unity gain bandwidth of 1.0 MHz with 71 degrees of

phase margin. The non-inverting input is internally biased

at 2.5V. The converter output voltage is typically divided

down and monitored by the inverting input through a

resistor divider. The maximum input bias current is -1.0µA

which will cause an output voltage error that is equal to

the product of the input bias current and the equivalent

input divider resistance.

Error Amplifier

Oscillator

Operating Description

Typical Performance Characteristics: continued

100

120

I ref, REFERENCE SOURCE CURRENT (mA)

-24

-20

-16

-12

-8.0

-4.0

VCC = 15V

TA = –55°C

TA = 125°C

TA =

25°C

-55

-25

100

125

TA, AMBIENT TEMPERATURE (°C)

120

100

Reference Short Circuit Current vs. Temperature

Reference Voltage Change vs. Source Current

SOURCE SATURATION

(LOAD TO GROUND)

VCC=15V

80µS PULSED LOAD

120Hz RATE

TA=25°C

TA= –55°C

TA=25°C

SINK

SATURATION

(LOAD TO VCC)

GND

200

400

600

800

OUTPUT LOAD CURRENT (mA)

VCC

-1.0

-2.0

2.0

1.0

4.0

8.0

VCC, SUPPLY VOLTAGE (V)

8.0

RT=8.2kΩ

CT=3.3nF

VFB 1.2=0V

CURRENT SENSE 1.2=0V

TA=25°C

Supply Current vs. Supply Voltage CS3865C

Output Saturation Voltage vs. Load Current

CS3865C bảng dữ liệu(PDF) 5 Page - Cherry Semiconductor Corporation

CS3865C bảng dữ liệu(HTML) 5 Page - Cherry Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8

bảng dữ liệu tải về

Link URL