R5F64110DFB datasheet(99/102 Pages) RENESAS

99 / 102 page

A- 6

2, 4, 6

• Modified the following expressions in Tables 1.1, 1.3, and 1.5: “Main

clock oscillator stop/re-oscillation detection” to “Main clock oscillator

stop/restart detection”, and “inputs/outputs” to “I/O ports”

• Deleted Note 1 from Table 1.2

4, 6

• Deleted memory expansion mode and microprocessor mode from the

operating mode of the CPU in Tables 1.3 and 1.5

5, 7

• Deleted Note 2 from Tables 1.4 and 1.6

• Corrected package code in Table 1.6 to “PLQP0064KB-A”

• Completed “under development” phase of R5F6411EDFN in Table 1.7

10-12

• Deleted Note 1 from Figures 1.2 to 1.4

• Corrected a typo “R5_3” for pin number 41 in Figure 1.5 to “P5_3”

13, 18,

• Changed order of signals in Figures 1.5, 1.7, and 1.8

15, 19,

• Changed order of timer pins “TB5IN/TA0IN” in Tables 1.8, 1.11, and

1.13

to “TA0IN/TB5IN”

• Modified expression “fC” in Table 1.15 to “low speed clocks”

Chapter 2. CPU

—

• Modified wording and enhanced description in this chapter

• Corrected a typo “R3R0” in line 3 of 2.1.1 to “R3R1”

Chapter 3. Memory

—

• Modified wording and enhanced description in this chapter

Chapter 4. SFRs

—

• Modified wording and enhanced description in this chapter

41, 42,

• Changed hexadecimal format of reset values for registers G1BCR0,

G2BCR0, and G0BCR0 in Tables 4.6, 4.7, and 4.9 to binary

41, 44

• Changed register name “Group i Timer Measurement Prescaler

Prescaler Register”

• Modified expression “IE Bus” in Table 4.8 to “IEBus”

• Modified expression “XY Control Register” in Table 4.11 to “X-Y

Control Register”

• Changed register name “UART2 Transmission/Receive Mode

Table 4.13

to “UART2 Transmit/Receive Mode Register” and

“Increment/Decrement Select Register”, respectively; Changed

hexadecimal format of reset values for registers TABSR, ONSF, and

TRGSR to binary

• Changed reset value “X00X X000b” for AD0CON2 register in Table

4.15

to “XX0X X000b”

• Changed register name “External Interrupt Source Select Register i” in

Table 4.24

to “External Interrupt Request Source Select Register i”

Chapter 5. Electrical Characteristics

—

• Modified wording and enhanced description in this chapter

• Changed expression “clock period” to “clock cycle time”

• Changed format for ports P0 and P1 in Table 5.2

Revision History

R32C/111 Group Datasheet

Rev.

Date

Description

Page

Summary

R5F64110DFB bảng dữ liệu(PDF) 99 Page - Renesas Technology Corp

R5F64110DFB bảng dữ liệu(HTML) 99 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL