CAT504PITE13 datasheet(2/12 Pages) CATALYST

2 / 12 page

CAT504

Doc. No. 25048-0A 2/98 M-1

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage

VDD to GND ...................................... –0.5V to +7V

VPP to GND ..................................... –0.5V to +22V

Inputs

CLK to GND ............................ –0.5V to VDD +0.5V

CS to GND .............................. –0.5V to VDD +0.5V

DI to GND ............................... –0.5V to VDD +0.5V

PROG to GND ........................ –0.5V to VDD +0.5V

VREFH to GND ........................ –0.5V to VDD +0.5V

VREFL to GND ......................... –0.5V to VDD +0.5V

Outputs

D0 to GND ............................... –0.5V to VDD +0.5V

VOUT 1– 4 to GND ................... –0.5V to VDD +0.5V

Operating Ambient Temperature

Commercial (‘C’ suffix) .................... 0

°C to +70°C

Industrial (‘I’ suffix) ...................... – 40

°C to +85°C

Junction Temperature ..................................... +150

°C

Storage Temperature ....................... –65

°C to +150°C

Lead Soldering (10 sec max) .......................... +300

°C

* Stresses above those listed under Absolute Maximum Ratings

may cause permanent damage to the device. Absolute

Maximum Ratings are limited values applied individually while

other parameters are within specified operating conditions,

and functional operation at any of these conditions is NOT

implied. Device performance and reliability may be impaired by

exposure to absolute rating conditions for extended periods of

time.

RELIABILITY CHARACTERISTICS

Symbol

Parameter

Min

Max

Units

Test Method

VZAP(1)

ESD Susceptibility

2000

Volts

MIL-STD-883, Test Method 3015

ILTH(1)(2)

Latch-Up

100

JEDEC Standard 17

NOTES: 1. This parameter is tested initially and after a design or process change that affects the parameter.

2. Latch-up protection is provided for stresses up to 100mA on address and data pins from –1V to VCC + 1V.

Logic Inputs

IIH

Input Leakage Current

VIN = VDD

——

µA

IIL

Input Leakage Current

VIN = 0V

—

–10

µA

VIH

High Level Input Voltage

—

VDD

VIL

Low Level Input Voltage

—

0.8

References

VRH

VREFH Input Voltage Range

2.7

—

VDD

VRL

VREFL Input Voltage Range

GND

—

VDD -2.7

ZIN

VREFH–VREFL Resistance

—

Ω

Logic Outputs

VOH

High Level Output Voltage

IOH = – 40 µAVDD –0.3

—

VOL

Low Level Output Voltage

IOL = 1 mA, VDD = +5V

—

0.4

IOL = 0.4 mA, VDD = +3V

—

0.4

Symbol

Parameter

Conditions

Min

Typ

Max

Units

Resolution

—

Bits

Accuracy

INL

Integral Linearity Error

ILOAD = 250 nA, TR = C

—

± 1

LSB

TR = I

—

± 1

LSB

ILOAD = 1 µA,

TR = C

—

± 2

LSB

TR = I

—

± 2

LSB

DNL

Differential Linearity Error

ILOAD = 250 nA, TR = C

—

± 0.5

LSB

TR = I

—

± 0.5

LSB

ILOAD = 1 µA,

TR = C

—

± 1.5

LSB

TR = I

—

± 1.5

LSB

DC ELECTRICAL CHARACTERISTICS:

VDD = 2.7V to 5.5V, VREFH = VDD, VREFL = 0V, unless otherwise specified

CAT504PITE13 bảng dữ liệu(PDF) 2 Page - Catalyst Semiconductor

CAT504PITE13 bảng dữ liệu(HTML) 2 Page - Catalyst Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

bảng dữ liệu tải về

Link URL