AS5030 datasheet(10/44 Pages) AMSCO

10 / 44 page

www.ams.com/AS5030

Revision 2.4

10 - 44

AS5030

Datasheet - Electrical Character i s t ics

6.10 General Data Transmission Timings

See Figure 5 for the corresponding timing diagram.

Symbol

Parameter

Conditions

Min

Typ

Max

Units

Rising CLK to CS

CLK/2

+50

Chip select to positive edge of CLK

Chip select to drive bus externally

Setup time command bit data valid to

positive edge of CLK

Hold time command bit data valid after

positive edge of CLK

Float time positive edge of CLK for last

command bit to bus float

CLK/2 +0

Bus driving time positive edge of CLK for

last command bit to bus drive

CLK/2

Setup time data bit data valid to positive

edge of CLK

CLK/2

+30

Hold time data bit data valid after positive

edge of CLK

CLK/2

Hold time chip select positive edge CLK to

negative edge of chip select

CLK/2

+50

t10

Bus floating time negative edge of chip

select to float bus

t11

Hold time data bit @ write access

data valid to positive edge of CLK

t12

Hold time data bit @ write access

data valid after positive edge of CLK

t13

Bus floating time negative edge of chip

select to float bus

tTO

Timeout period in 2-wire mode

(from rising edge of CLK)

µs

AS5030 bảng dữ liệu(PDF) 10 Page - ams AG

AS5030 bảng dữ liệu(HTML) 10 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

bảng dữ liệu tải về

Link URL