AS3911 datasheet(40/149 Pages) AMSCO

40 / 149 page

AS3911 – 40

ams Datasheet, Confidential: 2013-Oct [2-03]

A p pl i c at io n I n f o r m at i o n

Figure 23:

SPI Communication: Writing of Single Byte

Figure 24:

SPI Communication: Writing of Multiple Bytes

Reading of Data from Addressable Registers (Read

Mode)

After the SPI operation mode bits the address of register to be

read has to be provided from the MSB to the LSB. Then one or

more data bytes are transferred to MISO output, always from

the MSB to the LSB. As in case of the write mode also the read

mode supports auto-incrementing address.

MOSI is sampled at the falling edge of SCLK (like shown in the

following diagrams), data to be read from the AS3911 internal

sampled by the master at the falling edge of SCLK.

In case the register on defined address does not exist all 0 data

is sent to MISO.

Figure 25 provides an example for reading of single byte.

SCLK rising

edge Data is

transfered

from µC

SCLK falling

edge Data is

sampled

Data is moved to

Address

A5-A0

/SS rising edge

signals end of

WRITE Mode

Two leading

bits indicate

Mode

/SS

SCLK

MOSI

Data is moved to

Address

<A5-A0> + n

/SS rising edge

signals end of

WRITE Mode

Two leading

bits indicate

Mode

Data is moved to

Address

<A5-A0> + (n-1)

Data is moved to

Address

<A5-A0> + 1

Data is moved

to Address

<A5-A0>

/SS

SCLK

MOSI

AS3911 bảng dữ liệu(PDF) 40 Page - ams AG

AS3911 bảng dữ liệu(HTML) 40 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL