AS3909 datasheet(24/77 Pages) AMSCO

24 / 77 page

AS3909/AS3910 – 24

ams Datasheet, Confidential: 2013-Oct [3-02]

A p pl i c at io n I n f o r m at i o n

Writing of Data to Addressable Registers (WRITE

Mode)

SDATAI is sampled at the falling edge of SCLK (see Figure 14,

Figure 15). A SEN LOW pulse indicates the end of the WRITE

command after register has been written. Auto incrementing

address is supported, which means that if after the address and

first data byte some additional data bytes are sent, they are then

written to addresses incremented by 1. In case the command is

terminated by putting SEN low before a packet of 8 bits

composing one byte is sent, writing of this register is not

performed. In case the register on the defined address does not

exist or it is a read only register, no write is performed. Following

examples show cases of writing a single byte and writing

multiple bytes with auto-incrementing address.

Figure 14:

Writing of a Single Byte (falling edge sampling)

Figure 15:

Writing of Register Data with Auto-Incrementing Address

SEN falling

edge signals

end of WRITE

Mode

Data is moved to

Address

A5-A0

SCLK

falling edge

Data is sampled

SCLK raising

edge data is

transferred from

µC

Two leading

Zeros indicate

WRITE Mode

SDATAI

SCLK

SEN

A5 A4 A3 A2 A1 A0 D7 D6 D5 D4D3 D2 D1 D0

SEN fall-

ing edge

signals

end of

WRITE

Mode

Data is moved to

Address

<A5-A0> + n

Two leading

Zeros indicate

WRITE Mode

SDATAI

SCLK

SEN

D7 D6 D5 D4 D3 D2 D1 D0 D7 D6

D1 D0 D7 D6 D5 D4 D3 D2 D1 D0

Data is moved to

Address

<A5-A0> + (n-1)

Data is moved to

Address

<A5-A0> + 1

Data is moved to

Address

<A5-A0>

AS3909 bảng dữ liệu(PDF) 24 Page - ams AG

AS3909 bảng dữ liệu(HTML) 24 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

bảng dữ liệu tải về

Link URL