AS3515_08 datasheet(49/67 Pages) AMSCO

49 / 67 page

AS3515 V15

austriamicrosystems

Data Sheet, Confidential

www.austriamicrosystems.com

Revision 3.1

- 66

6.18.4 Parameter

Table 51 ADC10 Parameter

Symbol

Parameter

Notes

Min

Typ

Max

Unit

RDIV

Input Divider Resistance

BVDD, RTCSUP, UVDD, CHG_IN,

VB1V

138k

180k

234k

ADCFS

ADC Full Scale Range

2.534

2.56

2.586

Ratio1

Division Factor 1

BVDD, RTCSUP, UVDD, CHG_IN

0.198

0.2

0.202

Ratio2

Division Factor 2

VB1V

0.396

0.4

0.404

Gain

ADC Gain Stage

2.475

2.5

2.525

TCON

Conversion Time

µs

I_MICFS

I_MicSup1/2 Full Scale Range

1.4

2.8

BVDD=3.6V; Tamb=25ºC; unless otherwise specified

6.18.5 Register Description

The conversion gets started by writing to the ADC_0 register (0x2Eh). After finishing the conversion an interrupt request can be generated

if the corresponding bit in the IRQ_ENRD2 register (0x27h) is set. Conversion source and result can be set / read with the following two

registers.

ADC_0 Register (2Eh)

Table 52 ADC_0 Register

Bit

Name

Description

7..4

ADC_Source

0000: BVDD

0001: RTCSUP

0010: UVDD

0011: CHG_IN

0100: CVDD

0101: BatTemp

0110: MicSup1

0111: MicSup2

1000: VBE_1uA

1001: VBE_2uA

1010: I_MicSup1

1011: I_MicSup2

1100: VB1V

1101: reserved

1110: reserved

1101: reserved

3,2

Not used

ADC<9>

ADC result bit 10

ADC<8>

ADC result bit 9

The register is R/W; default value is 000000xxb

AS3515 bảng dữ liệu(PDF) 49 Page - ams AG

AS3515 bảng dữ liệu(HTML) 49 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

bảng dữ liệu tải về

Link URL