PIC18F242 datasheet(247/332 Pages) MICROCHIP

247 / 332 page

DS39564C-page 245

PIC18FXX2

RRNCF

Rotate Right f (no carry)

Syntax:

[

label ]

RRNCF

f [,d [,a]

Operands:

≤ f ≤ 255

∈ [0,1]

Operation:

(f<n>)

→ dest<n-1>,

(f<0>)

→ dest<7>

Status Affected:

N, Z

Encoding:

0100

00da

ffff

Description:

The contents of register 'f' are

rotated one bit to the right. If 'd' is 0,

the result is placed in W. If 'd' is 1,

the result is placed back in register

'f' (default). If ’a’ is 0, the Access

Bank will be selected, overriding

the BSR value. If ’a’ is 1, then the

bank will be selected as per the

BSR value (default).

Words:

Cycles:

Q Cycle Activity:

Decode

Read

Process

Data

Write to

destination

Example 1:

RRNCF

REG, 1, 0

Before Instruction

REG

1101 0111

After Instruction

REG

1110 1011

Example 2:

RRNCF

REG, 0, 0

Before Instruction

REG

1101 0111

After Instruction

1110 1011

REG

1101 0111

SETF

Set f

Syntax:

[

label ] SETF

f [,a]

Operands:

≤ f ≤ 255

∈ [0,1]

Operation:

FFh

→ f

Status Affected:

None

Encoding:

0110

100a

ffff

Description:

The contents of the specified regis-

ter are set to FFh. If ’a’ is 0, the

Access Bank will be selected, over-

riding the BSR value. If ’a’ is 1, then

the bank will be selected as per the

BSR value (default).

Words:

Cycles:

Q Cycle Activity:

Decode

Read

Process

Data

Write

Example:

SETF

REG,1

Before Instruction

REG

0x5A

After Instruction

REG

0xFF

PIC18F242 bảng dữ liệu(PDF) 247 Page - Microchip Technology

PIC18F242 bảng dữ liệu(HTML) 247 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL