DSP56374 datasheet(17/64 Pages) FREESCALE

17 / 64 page

Signal Groupings

DSP56374 Data Sheet, Rev. 4.2

Freescale Semiconductor

4.8

Enhanced Serial Audio Interface_1

Table 11. Enhanced Serial Audio Interface_1 Signals

Signal Name

Signal Type

State during

Reset

Signal Description

HCKR_1

Input or output

GPIO

disconnected

High Frequency Clock for Receiver—When programmed as

an input, this signal provides a high frequency clock source

for the ESAI_1 receiver as an alternate to the DSP core

clock. When programmed as an output, this signal can

serve as a high-frequency sample clock (e.g., for external

digital to analog converters [DACs]) or as an additional

system clock.

PE2

Input, output, or

disconnected

Port E2—When the ESAI_1 is configured as GPIO, this

signal is individually programmable as input, output, or

internally disconnected.

The default state after reset is GPIO disconnected.

Internal Pull down resistor.

This input is 5 V tolerant.

HCKT_1

Input or output

GPIO

disconnected

High Frequency Clock for Transmitter—When programmed

as an input, this signal provides a high frequency clock

source for the ESAI_1 transmitter as an alternate to the

DSP core clock. When programmed as an output, this

signal can serve as a high frequency sample clock (e.g., for

external DACs) or as an additional system clock.

PE5

Input, output, or

disconnected

Port E5—When the ESAI_1 is configured as GPIO, this

signal is individually programmable as input, output, or

internally disconnected.

The default state after reset is GPIO disconnected.

Internal Pull down resistor.

This input is 5 V tolerant.

DSP56374 bảng dữ liệu(PDF) 17 Page - Freescale Semiconductor, Inc

DSP56374 bảng dữ liệu(HTML) 17 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

bảng dữ liệu tải về

Link URL