công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

LP621024D-70LLT bảng dữ liệu(PDF) 5 Page - AMIC Technology

tên linh kiện LP621024D-70LLT
Giải thích chi tiết về linh kiện  128K X 8 BIT CMOS SRAM
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AMICC [AMIC Technology]
Trang chủ  http://www.amictechnology.com
Logo AMICC - AMIC Technology

LP621024D-70LLT bảng dữ liệu(HTML) 5 Page - AMIC Technology

  LP621024D-70LLT Datasheet HTML 1Page - AMIC Technology LP621024D-70LLT Datasheet HTML 2Page - AMIC Technology LP621024D-70LLT Datasheet HTML 3Page - AMIC Technology LP621024D-70LLT Datasheet HTML 4Page - AMIC Technology LP621024D-70LLT Datasheet HTML 5Page - AMIC Technology LP621024D-70LLT Datasheet HTML 6Page - AMIC Technology LP621024D-70LLT Datasheet HTML 7Page - AMIC Technology LP621024D-70LLT Datasheet HTML 8Page - AMIC Technology LP621024D-70LLT Datasheet HTML 9Page - AMIC Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 16 page
background image
LP621024D-T Series
(August, 2001, Version 1.0)
5
AMIC Technology, Inc.
AC Characteristics (TA = -25
°C to + 85°C, VCC = 5V ± 10%)
Symbol
Parameter
LP621024D-55LLT
LP621024D-70LLT
Unit
Min.
Max.
Min.
Max.
Read Cycle
tRC
Read Cycle Time
55
-
70
-
ns
tAA
Address Access Time
-
55
-
70
ns
tACE1
Chip Enable Access Time
CE1
-
55
-
70
ns
tACE2
CE2
-
55
-
70
ns
tOE
Output Enable to Output Valid
-
30
-
35
ns
tCLZ1
Chip Enable to Output in Low Z
CE1
10
-
10
-
ns
tCLZ2
CE2
10
-
10
-
ns
tOLZ
Output Enable to Output in Low Z
5
-
5
-
ns
tCHZ1
Chip Disable to Output in High Z
CE1
0
20
0
25
ns
tCHZ2
CE2
0
20
0
25
ns
tOHZ
Output Disable to Output in High Z
0
20
0
25
ns
tOH
Output Hold from Address Change
5
-
5
-
ns
Write Cycle
tWC
Write Cycle Time
55
-
70
-
ns
tCW
Chip Enable to End of Write
50
-
60
-
ns
tAS
Address Setup Time
0
-
0
-
ns
tAW
Address Valid to End of Write
50
-
60
-
ns
tWP
Write Pulse Width
40
-
50
-
ns
tWR
Write Recovery Time
0
-
0
-
ns
tWHZ
Write to Output in High Z
0
25
0
30
ns
tDW
Data to Write Time Overlap
25
-
30
-
ns
tDH
Data Hold from Write Time
0
-
0
-
ns
tOW
Output Active from End of Write
5
-
5
-
ns
Notes: tCHZ1, tCHZ2, tOHZ, and tWHZ are defined as the time at which the outputs achieve the open circuit condition and are
not referred to output voltage levels.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com