STA333BW datasheet(25/68 Pages) STMICROELECTRONICS

25 / 68 page

DocID13773 Rev 4

25/68

STA333BW

Thermal warning recovery bypass

This bit sets the behavior of the IC after a thermal warning disappears. If TWRB is enabled

the device automatically restores the normal gain and output limiting is no longer active. If it

is disabled the device keeps the output limit active until a reset is asserted or until TWRB set

to 0. This bit works in conjunction with TWAB

Thermal warning adjustment bypass

Bit TWAB enables automatic output limiting when a power stage thermal warning condition

persists for longer than 400ms. When the feature is active (TWAB = 0) the desired output

limiting, set through bit TWOCL (-3 dB by default) at address 0x37 in the RAM coefficients

bank, is applied. The way the limiting acts after the warning condition disappears is

controlled by bit TWRB.

Fault detect recovery bypass

The on-chip power block provides feedback to the digital controller which is used to indicate

a fault condition (either overcurrent or thermal). When fault is asserted, the power control

block attempts a recovery from the fault by asserting the 3-state output, holding it for period

of time in the range of 0.1 ms to 1 second, as defined by the fault-detect recovery constant

sequence is repeated as log as the fault indication exists. This feature is enabled by default

but can be bypassed by setting the FDRB control bit to 1. The fault condition is also

asserted by a low-state pulse of the normally high INT_LINE output pin.

7.1.2

Configuration register B (addr 0x01)

Table 14. Thermal warning recovery bypass

Bit

R/W

RST

Name

Description

5R/W

TWRB

0: thermal warning recovery enabled

1: thermal warning recovery disabled

Table 15. Thermal warning adjustment bypass

Bit

R/W

RST

Name

Description

6R/W

TWAB

0: thermal warning adjustment enabled

1: thermal warning adjustment disabled

Table 16. Fault detect recovery bypass

Bit

R/W

RST

Name

Description

R/W

FDRB

0: fault detect recovery enabled

1: fault detect recovery disabled

C2IM

C1IM

DSCKE

SAIFB

SAI3

SAI2

SAI1

SAI0

STA333BW bảng dữ liệu(PDF) 25 Page - STMicroelectronics

STA333BW bảng dữ liệu(HTML) 25 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

bảng dữ liệu tải về

Link URL