công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

AM79C973VCW bảng dữ liệu(PDF) 149 Page - Advanced Micro Devices

tên linh kiện AM79C973VCW
Giải thích chi tiết về linh kiện  PCnet??FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY
PDF  304 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AMD [Advanced Micro Devices]
Trang chủ  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C973VCW bảng dữ liệu(HTML) 149 Page - Advanced Micro Devices

Back Button AM79C973VCW Datasheet HTML 145Page - Advanced Micro Devices AM79C973VCW Datasheet HTML 146Page - Advanced Micro Devices AM79C973VCW Datasheet HTML 147Page - Advanced Micro Devices AM79C973VCW Datasheet HTML 148Page - Advanced Micro Devices AM79C973VCW Datasheet HTML 149Page - Advanced Micro Devices AM79C973VCW Datasheet HTML 150Page - Advanced Micro Devices AM79C973VCW Datasheet HTML 151Page - Advanced Micro Devices AM79C973VCW Datasheet HTML 152Page - Advanced Micro Devices AM79C973VCW Datasheet HTML 153Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 149 / 304 page
background image
Am79C973/Am79C975
149
P R E L I M INARY
CSR67: Next Transmit Status
Bit
Name
Description
31-16 RES
Reserved locations. Written as
zeros and read as undefined.
15-0
NXST
Next Transmit Status. This field is
a copy of bits 31-16 of TMD1 of
the next transmit descriptor.
Read/Write accessible only when
either the STOP or the SPND bit
is set. These bits are unaffected
by
H_RESET,
S_RESET,
or
STOP.
7-0
RES
Reserved locations. Read and
written as zeros. Accessible only
when either the STOP or the
SPND bit is set.
CSR72: Receive Ring Counter
Bit
Name
Description
31-16 RES
Reserved locations. Written as
zeros and read as undefined.
15-0
RCVRC
Receive Ring Counter location.
Contains a two’s complement bi-
nary number used to number the
current receive descriptor. This
counter interprets the value in
CSR76 as pointing to the first de-
scriptor. A counter value of zero
corresponds to the last descriptor
in the ring.
Read/Write accessible only when
either the STOP or the SPND bit
is set. These bits are unaffected
by
H_RESET,
S_RESET,
or
STOP.
CSR74: Transmit Ring Counter
Bit
Name
Description
31-16 RES
Reserved locations. Written as
zeros and read as undefined.
15-0
XMTRC
Transmit Ring Counter location.
Contains a two’s complement bi-
nary number used to number the
current transmit descriptor. This
counter interprets the value in
CSR78 as pointing to the first de-
scriptor. A counter value of zero
corresponds to the last descriptor
in the ring.
Read/Write accessible only when
either the STOP or the SPND bit
is set. These bits are unaffected
by
H_RESET,
S_RESET,
or
STOP.
CSR76: Receive Ring Length
Bit
Name
Description
31-16 RES
Reserved locations. Written as
zeros and read as undefined.
15-0
RCVRL
Receive Ring Length. Contains
the two’s complement of the re-
ceive descriptor ring length. This
register is initialized during the
Am79C973/Am79C975 controller
initialization routine based on the
value in the RLEN field of the ini-
tialization block. However, this
register can be manually altered.
The actual receive ring length is
defined by the current value in
this register. The ring length can
be defined as any value from 1 to
65535.
Read/Write accessible only when
either the STOP or the SPND bit
is set. These bits are unaffected
by
H_RESET,
S_RESET,
or
STOP.
CSR78: Transmit Ring Length
Bit
Name
Description
31-16 RES
Reserved locations. Written as
zeros and read as undefined.
15-0
XMTRL
Transmit Ring Length. Contains
the two’s complement of the
transmit descriptor ring length.
This register is initialized during
the
Am79C973/
Am79C975Am79C973/
Am79C975 controller initializa-
tion routine based on the value in
the TLEN field of the initialization
block. However, this register can
be manually altered. The actual
transmit ring length is defined by
the current value in this register.
The ring length can be defined as
any value from 1 to 65535.
Read/Write accessible only when
either the STOP or the SPND bit
is set. These bits are unaffected



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com