AM79C976 datasheet(62/309 Pages) AMD

62 / 309 page

Am79C976

8/01/00

P R E L I M INARY

7KHOHQJWKRI WKHPHVVDJHEXIIHU

6WDWXV LQIRUPDWLRQ LQGLFDWLQJ WKH FRQGLWLRQ RI WKH

EXIIHU

To permit the queuing and de-queuing of message

buffers, ownership of each buffer is allocated to either

the Am79C976 controller or the host. The OWN bit

within the descriptor status information, either TMD or

RMD, is used for this purpose.

Setting the OWN to 1 signifies that the Am79C976 con-

troller currently has ownership of this ring descriptor

and its associated buffer. Only the owner is permitted

to relinquish ownership or to write to any field in the de-

scriptor entry. A device that is not the current owner of

a descriptor entry cannot assume ownership or change

any field in the entry. A device may, however, read from

a descriptor that it does not currently own. Software

should always read descriptor entries in sequential or-

der. When software finds that the current descriptor is

owned by the Am79C976 controller, then the software

must not read ahead to the next descriptor. The soft-

ware should wait at a descriptor it does not own until

the Am79C976 controller sets OWN to 0 to release

ownership to the software. (When LAPPEN (CSR3, bit

5) is set to 1, this rule is modified. See the LAPPEN de-

scription.

At initialization, the base address of the receive de-

scriptor ring is written to CSR24 (lower 16 bits) and

CSR25 (upper 16 bits), and the base address of the

transmit descriptor ring is written to CSR30 and

CSR31.

Figure 28 illustrates the relationship between the initial-

ization base address, the initialization block, the re-

ceive and transmit descriptor ring base addresses, the

receive and transmit descriptors, and the receive and

transmit data buffers, when SSIZE32 is cleared to 0.

)LJXUH %LW 6RIWZDUH 0RGHO

Initialization

Block

IADR[15:0]

IADR[31:16]

CSR1

CSR2

TDRA[15:0]

MOD

PADR[15:0]

PADR[31:16]

PADR[47:32]

LADRF[15:0]

LADRF[31:16]

LADRF[47:32]

LADRF[63:48]

RDRA[15:0]

RLE

RES

RDRA[23:16]

TLE

RES

TDRA[23:16]

Rcv

Buffers

RMDO

RMD1 RMD2 RMD3

Rcv Descriptor

Ring

•

1st

desc.

2nd

desc.

RMD0

Xmt

Buffers

TMD0

TMD1

TMD2

TMD3

Xmt Descriptor

Ring

•

1st

desc.

2nd

desc.

TMD0

Data

Buffer

Data

Buffer

Data

Buffer

Data

Buffer

Data

Buffer

Data

Buffer

AM79C976 bảng dữ liệu(PDF) 62 Page - Advanced Micro Devices

AM79C976 bảng dữ liệu(HTML) 62 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL