AM79C940JCW datasheet(91/122 Pages) AMD

91 / 122 page

AMD

Am79C940

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise

specified (continued)

Parameter

Symbol

Parameter Description

Test Conditions

Min

Max

Unit

VRXDTH

RXD Switching Threshold

(Note 4)

–35

VTXH

TXD

± and TXP± Output

HIGH Voltage

DVSS = 0 V

DVDD – 0.6

DVDD

VTXL

TXD

± and TXP± Output

LOW Voltage

DVDD = +5 V

DVSS

DVSS + 0.6

VTXI

TXD

± and TXP±

Differential Output

Voltage Imbalance

–40

+40

VTXOFF

TXD

± and TXP± Idle

Output Voltage

DVDD = +5 V

RTX

TXD

± Differential Driver

Output Impedance

(Note 8)

Ω

TXP

± Differential Driver

Output Impedance

(Note 8)

Ω

Notes:

1. VOH does not apply to open-drain output pins.

2. IIL1 and IIL2 applies to all input only pins except DI±, CI±, and XTAL1.

IIL1 = ADD4–0, BE1–0, CS, EAM/R, FDS, RESET, RXDAT, R/W, SCLK.

IIL2 = TC, TDI, TCK, TMS.

3. Specified for input only pins with internal pull-ups:

TC, TDI, TCK, TMS.

4. IOZ applies to all three-state output pins and bi-directional pins.

5. Test not implemented to data sheet specification.

6. Tested, but to values in excess of limits. Test accuracy not sufficient to allow screening guard bands.

7. During the activation of

SLEEP:

–

The following pins are placed in a high impedance state: SRD, SF/BD, TXDAT, DXCVR,

DTV, TDTREQ, RDTREQ, NTR

and TDO.

–

The following I/O pins are placed in a high impedance mode and have their internal TTL level translators disabled:

DBUS15–0,

EOF, SRDCLK, RXCRS, RXDAT, CLSN, TXEN, STDCLK and TXDAT+.

–

The following input pin has its internal pull-up and TTL level translator disabled:

TC.

–

The following input pins have their internal TTL level translators disabled and do not have internal pull-ups:

CS, FDS,

W, ADD4–0, SCLK, BE0, BE1 and EAM/R.

–

The following pins are pulled low: XTAL1 (XTAL2 feedback is cut off from XTAL1), TXD+, TXD–, TXP+, TXP–, DO+

and DO.

–

The following pins have their input voltage bias disabled: DI+, DI, CI+ and CI.

–

AWAKE and RWAKE are reset to zero. IDDSLEEP, with either AWAKE set or RWAKE set, will be much higher and its value

remains to be determined.

8. Parameter not tested.

AM79C940JCW bảng dữ liệu(PDF) 91 Page - Advanced Micro Devices

AM79C940JCW bảng dữ liệu(HTML) 91 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL