AX2000 datasheet(32/262 Pages) MICROSEMI

32 / 262 page

Detailed Specifications

2- 18

R e v i sio n 1 8

Using the Differential I/O Standards

Differential I/O macros should be instantiated in the netlist. The settings for these I/O standards cannot

be changed inside Designer. Note that there are no tristated or bidirectional I/O buffers for differential

standards.

Using the Voltage-Referenced I/O Standards

Using these I/O standards is similar to that of single-ended I/O standards. Their settings can be changed

in Designer.

Using DDR (Double Data Rate)

In Double Data Rate mode, new data is present on every transition of the clock signal. Clock and data

lines have identical bandwidth and signal integrity requirements, making it very efficient for implementing

very high-speed systems.

To implement a DDR, users need to:

1. Instantiate an input buffer (with the required I/O standard)

2. Instantiate the DDR_REG macro (Figure 2-6)

3. Connect the output from the Input buffer to the input of the DDR macro

Macros for Specific I/O Standards

There are different macro types for any I/O standard or feature that determine the required VCCI and

VREF voltages for an I/O. The generic buffer macros require the LVTTL standard with slow slew rate and

24 mA-drive strength. LVTTL can support high slew rate but this should only be used for critical signals.

Most of the macro symbols represent variations of the six generic symbol types:

•

CLKBUF: Clock Buffer

•

HCLKBUF: Hardwired Clock Buffer

•

INBUF: Input Buffer

•

OUTBUF: Output Buffer

•

TRIBUF: Tristate Buffer

•

BIBUF: Bidirectional Buffer

Other macros include the following:

•

Differential I/O standard macros: The LVDS and LVPECL macros either have a pair of differential

inputs (e.g. INBUF_LVDS) or a pair of differential outputs (e.g. OUTBUF_LVPECL).

•

Pull-up and pull-down variations of the INBUF, BIBUF, and TRIBUF macros. These are available

only with TTL and LVCMOS thresholds. They can be used to model the behavior of the pull-up

and pull-down resistors available in the architecture. Whenever an input pin is left unconnected,

the output pin will either go high or low rather than unknown. This allows users to leave inputs

unconnected without having the negative effect on simulation of propagating unknowns.

•

DDR_REG macro. It can be connected to any I/O standard input buffers (i.e. INBUF) to

implement a double data rate register. Designer software will map it to the I/O module in the same

way it maps the other registers to the I/O module.

Figure 2-6 •

DDR Register

DQR

CLR

PSET

CLK

AX2000 bảng dữ liệu(PDF) 32 Page - Microsemi Corporation

AX2000 bảng dữ liệu(HTML) 32 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL