LPC2364 datasheet(39/69 Pages) NXP

39 / 69 page

LPC2364_65_66_67_68

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 7.1 — 16 October 2013

39 of 69

NXP Semiconductors

LPC2364/65/66/67/68

Single-chip 16-bit/32-bit microcontrollers

Limiting values

[1]

The following applies to the limiting values:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive

static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated

maximum.

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to VSS unless

otherwise noted.

[2]

Including voltage on outputs in 3-state mode.

[3]

Not to exceed 4.6 V.

[4]

The peak current is limited to 25 times the corresponding maximum current.

[5]

The maximum non-operating storage temperature is different than the temperature for required shelf life which should be determined

based on required shelf lifetime. Please refer to the JEDEC spec (J-STD-033B.1) for further details.

[6]

Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k

 series resistor.

Table 5.

Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

Symbol

Parameter

Conditions

Min

Max

Unit

VDD(3V3)

supply voltage (3.3 V)

core and external

rail

3.0

3.6

VDD(DCDC)(3V3) DC-to-DC converter supply voltage

(3.3 V)

3.0

3.6

VDDA

analog 3.3 V pad supply voltage

0.5

+4.6

Vi(VBAT)

input voltage on pin VBAT

for the RTC

0.5

+4.6

Vi(VREF)

input voltage on pin VREF

0.5

+4.6

VIA

analog input voltage

on ADC related

pins

0.5

+5.1

input voltage

5 V tolerant I/O

pins; only valid

when the VDD(3V3)

supply voltage is

present

[2]

0.5

+6.0

other I/O pins

[2][3]

0.5

VDD(3V3) +

0.5

IDD

supply current

per supply pin

[4] -

100

ISS

ground current

per ground pin

[4] -

100

Tstg

storage temperature

non-operating

[5]

65

+150

C

Ptot(pack)

total power dissipation (per package)

based on package

heat transfer, not

device power

consumption

-1.5

VESD

electrostatic discharge voltage

human body

model; all pins

[6]

2500

+2500

LPC2364 bảng dữ liệu(PDF) 39 Page - NXP Semiconductors

LPC2364 bảng dữ liệu(HTML) 39 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

bảng dữ liệu tải về

Link URL