PCF8583P datasheet(10/37 Pages) NXP

10 / 37 page

PCF8583

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 06 — 6 October 2010

10 of 37

NXP Semiconductors

PCF8583

Clock and calendar with 240 x 8-bit RAM

7.6 Alarm registers

All alarm registers are allocated with a constant address offset of 08h to the

corresponding counter registers (see Figure 9).

An alarm signal is generated when the contents of the alarm registers match bit-by-bit the

contents of the involved counter registers. The year and weekday bits are ignored in a

dated alarm. A daily alarm ignores the month and date bits. When a weekday alarm is

selected, the contents of the alarm weekday and month register selects the weekdays on

which an alarm is activated (see Figure 11).

Remark: In the 12 hour mode, bits 6 and 7 of the alarm hours register must be the same

as the hours counter.

Fig 10. Alarm control registers, clock mode

memory location 08h

reset state: 0000 0000

timer function:

timer interrupt enable:

clock alarm function:

timer alarm enable:

alarm interrupt enable:

654

321

MSB

LSB

013aaa374

000

001

010

011

100

101

110

111

no timer

hundredths of a second

seconds

minutes

hours

days

not used

test mode, all counters

in parallel (factory use only)

timer flag, no interrupt

timer flag, interrupt

no clock alarm

daily alarm

weekday alarm

dated alarm

no timer alarm

timer alarm

(only valid when alarm enable in

the control and status register is set)

alarm flag, no interrupt

alarm flag, interrupt

PCF8583P bảng dữ liệu(PDF) 10 Page - NXP Semiconductors

PCF8583P bảng dữ liệu(HTML) 10 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

bảng dữ liệu tải về

Link URL