ADuC7023BCBZ62I-R7 datasheet(15/96 Pages) AD

15 / 96 page

Data Sheet

ADuC7023

| Page 15 of 96

Pin No.

40-

LFCSP

32-

LFCSP

36-

WLCSP

Mnemonic

Description

N/A

P2.3/ADC8/PLAO[7]

General-Purpose Input and Output Port 2.3/ADC Single-Ended or

Differential Analog Input 8/Programmable Logic Array Output Element 7.

By default, this pin is configured as a digital input with a weak pull-up

resistor enabled. When used as ADC input, pull-up resistor should be

disabled manually.

N/A

P2.2/ADC7/SYNC/PLAO[6]

General-Purpose Input and Output Port 2.2/ADC Single-Ended or

Differential Analog Input 7/PWM Sync/Programmable Logic Array Output

Element 6. By default, this pin is configured as a digital input with a weak

pull-up resistor enabled. When used as ADC input, pull-up resistor should

be disabled manually.

N/A

P2.0/ADC12/PWM4/PLAI[7]

General-Purpose Input and Output Port 2.0/ADC Single-Ended or

Differential Analog Input 12/PWM Output 4/Programmable Logic Array Input

Element 7. By default, this pin is configured as a digital input with a weak pull-

up resistor enabled. When used as an ADC input, it is not possible to

disable the internal pull-up resister. This means that this pin has a higher

leakage current value than other analog input pins.

GNDREF

Ground Voltage Reference for the ADC. For optimal performance, the

analog power supply should be separated from DGND.

DAC0

DAC0 Voltage Output or ADC Input.

DAC1

DAC1 Voltage Output or ADC Input.

DAC2

DAC2 Voltage Output

DAC3

DAC3 Voltage Output

TMS

Test Mode Select, JTAG Test Port Input. Debug and download access.

This pin has an internal pull-up resistor to IOVDD. In some cases an external

pull-up resistor is also required to ensure the part does not enter an

erroneous state.

P0.0/nTRST/ADCBUSY/PLAI[8]/BM

This is a multifunction pin as follows:

General-Purpose Input and Output Port 0.0. By default, this pin is

configured as GPIO.

JTAG Reset Input. Debug and download access. If this pin is held low, JTAG

access is not possible because the JTAG interface is held in reset and

P0.1/P0.2/P0.3 are configured as GPIO pins.

ADC Busy Signal.

Programmable Logic Array Input Element 8.

Boot Mode Entry Pin. The ADuC7023 enters I2C download mode if BM is

low at reset with a flash address 0x80014 = 0xFFFFFFFFF. The ADuC7023

executes code if BM is pulled high at reset or if BM is low at reset with a

flash address 0x80014 not equal to 0xFFFFFFFFF.

P0.1/PLAI[9]/TDO

The default value of this pin depends on the level of P0.0/BM. If P0.0/

BM = 0, this pin defaults to a general purpose input. If P0.0/BM = 1, this

pin defaults to a JTAG test data output pin. This is a multifunction pin as

follows:

General-Purpose Input and Output Port 0.1.

Programmable Logic Array Input Element 9.

Test Data Out, JTAG Test Port Output. Debug and download access. When

debugging the part via JTAG, this pin must not be toggled by user code,

and the GP0CON/GP0DAT register bits affecting this pin can not be

changed.

P0.2/PLAO[8]/TDI

The default value of this pin depends on the level of P0.0/BM. If P0.0/

BM = 0, this pin defaults to a general purpose input. If P0.0/BM = 1, this pin

defaults to a JTAG test data input pin. This is a multifunction pin as follows:

General-Purpose Input and Output Port 0.2.

Programmable Logic Array Output Element 8.

Test Data In, JTAG Test Port Input. Debug and download access. When

debugging the part via JTAG, this pin must not be toggled by user code,

and the GP0CON/GP0DAT register bits affecting this pin must not be

changed.

Rev. E

ADuC7023BCBZ62I-R7 bảng dữ liệu(PDF) 15 Page - Analog Devices

ADuC7023BCBZ62I-R7 bảng dữ liệu(HTML) 15 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

bảng dữ liệu tải về

Link URL