AD9742ARURL7 datasheet(15/32 Pages) AD

15 / 32 page

Data Sheet

AD9742

Rev. C | Page 15 of 32

DAC TIMING

Input Clock and Data Timing Relationship

Dynamic performance in a DAC is dependent on the relationship

between the position of the clock edges and the time at which

the input data changes. The AD9742 is rising edge triggered,

and so exhibits dynamic performance sensitivity when the data

transition is close to this edge. In general, the goal when applying

the AD9742 is to make the data transition close to the falling

clock edge. This becomes more important as the sample rate

increases. Figure 27 shows the relationship of SFDR to clock

placement with different sample rates. Note that at the lower

sample rates, more tolerance is allowed in clock placement,

while at higher rates, more care must be taken.

–3

–2

–1

50MHz SFDR

20MHz SFDR

50MHz SFDR

Figure 27. SFDR vs. Clock Placement @ fOUT = 20 MHz and 50 MHz

Sleep Mode Operation

The AD9742 has a power-down function that turns off the

output current and reduces the supply current to less than 6 mA

over the specified supply range of 2.7 V to 3.6 V and temperature

range. This mode can be activated by applying a Logic Level 1

to the SLEEP pin. The SLEEP pin logic threshold is equal to 0.5 Ω

AVDD. This digital input also contains an active pull-down circuit

that ensures that the AD9742 remains enabled if this input is

left disconnected. The AD9742 takes less than 50 ns to power

down and approximately 5 µs to power back up.

POWER DISSIPATION

The power dissipation, PD, of the AD9742 is dependent on several

factors that include:

•

The power supply voltages (AVDD, CLKVDD, and DVDD)

•

The full-scale current output IOUTFS

•

The update rate fCLOCK

•

The reconstructed digital input waveform

The power dissipation is directly proportional to the analog supply

current, IAVDD, and the digital supply current, IDVDD. IAVDD is directly

proportional to IOUTFS, as shown in Figure 28, and is insensitive to

fCLOCK. Conversely, IDVDD is dependent on both the digital input

waveform, fCLOCK, and digital supply DVDD. Figure 29 shows

IDVDD as a function of full-scale sine wave output ratios

(fOUT/fCLOCK) for various update rates with DVDD = 3.3 V.

IOUTFS (mA)

Figure 28. IAVDD vs. IOUTFS

RATIO (fOUT/fCLOCK)

0.01

0.1

165MSPS

125MSPS

65MSPS

210MSPS

Figure 29. IDVDD vs. Ratio @ DVDD = 3.3 V

250

100

150

200

fCLOCK (MSPS)

DIFF

PECL

Figure 30. ICLKVDD vs. fCLOCK and Clock Mode

AD9742ARURL7 bảng dữ liệu(PDF) 15 Page - Analog Devices

AD9742ARURL7 bảng dữ liệu(HTML) 15 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

bảng dữ liệu tải về

Link URL