AD5338ARMZ datasheet(6/28 Pages) AD

6 / 28 page

AD5337/AD5338/AD5339

Rev. C | Page 6 of 28

TIMING CHARACTERISTICS

VDD = 2.5 V to 5.5 V. All specifications TMIN to TMAX, unless otherwise noted.

Table 3.

Limit at TMIN, TMAX

Parameter

A Version and B Version

Unit

Conditions/Comments

fSCL

400

kHz max

SCL clock frequency

2.5

μs min

SCL cycle time

0.6

μs min

tHIGH, SCL high time

1.3

μs min

tLOW, SCL low time

0.6

μs min

tHD, STA, start/repeated start condition hold time

100

ns min

tSU, DAT, data setup time

t61

0.9

μs max

tHD, DAT, data hold time

μs min

tHD, DAT, data hold time

0.6

μs min

tSU, STA, setup time for repeated start

0.6

μs min

tSU, STO, stop condition setup time

1.3

μs min

tBUF, bus free time between a stop and a start condition

t10

300

ns max

tR, rise time of SCL and SDA when receiving

ns min

tR, rise time of SCL and SDA when receiving (CMOS compatible)

t11

250

ns max

tF, fall time of SDA when transmitting

ns min

tF, fall time of SDA when receiving (CMOS compatible)

300

ns max

tF, fall time of SCL and SDA when receiving

20 + 0.1 CB2

ns min

tF, fall time of SCL and SDA when transmitting

400

pF max

Capacitive load for each bus line

1 A master device must provide a hold time of at least 300 ns for the SDA signal (referred to VIH min of the SCL signal) to bridge the undefined region of SCL’s falling edge.

2 CB is the total capacitance of one bus line in pF; tR and tF measured between 0.3 VDD and 0.7 VDD.

t11

t10

SDA

SCL

START

CONDITION

STOP

CONDITION

REPEATED

START

CONDITION

Figure 2. 2-Wire Serial Interface Timing Diagram

AD5338ARMZ bảng dữ liệu(PDF) 6 Page - Analog Devices

AD5338ARMZ bảng dữ liệu(HTML) 6 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

bảng dữ liệu tải về

Link URL