www.fairchildsemi.com

4

RESET OPERATION

These one shots may be reset during the generation of the

output pulse. In the reset mode of operation, an input pulse

on clear sets the reset latch and causes the capacitor to be

will clear and then be ready to accept another pulse. If the

clear input is held LOW, any trigger inputs that occur will be

inhibited and the Q and Q outputs of the output latch will

not change. Since the Q output is reset when an input low

level is detected on the Clear input, the output pulse T can

be made significantly shorter than the minimum pulse width

specification.

Typical Output Pulse Width vs.

Timing Components

Typical Distribution of Output

Pulse Width, Part to Part

Typical 1ms Pulse Width Variation vs. Supply

Typical 1ms Pulse Width Variation vs. Temperature

Note: R and C are not subjected to temperature. The C is polypropylene.