công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

USB3613 bảng dữ liệu(PDF) 65 Page - SMSC Corporation

tên linh kiện USB3613
Giải thích chi tiết về linh kiện  USB 2.0 Hi-Speed 3-Port Hub Controller Optimized for Portable Applications
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  SMSC [SMSC Corporation]
Trang chủ  http://www.smsc.com
Logo SMSC - SMSC Corporation

USB3613 bảng dữ liệu(HTML) 65 Page - SMSC Corporation

Back Button USB3613 Datasheet HTML 60Page - SMSC Corporation USB3613 Datasheet HTML 61Page - SMSC Corporation USB3613 Datasheet HTML 62Page - SMSC Corporation USB3613 Datasheet HTML 63Page - SMSC Corporation USB3613 Datasheet HTML 64Page - SMSC Corporation USB3613 Datasheet HTML 65Page - SMSC Corporation USB3613 Datasheet HTML 66Page - SMSC Corporation USB3613 Datasheet HTML 67Page - SMSC Corporation USB3613 Datasheet HTML 68Page - SMSC Corporation  
Zoom Inzoom in Zoom Outzoom out
 65 / 68 page
background image
USB 2.0 Hi-Speed 3-Port Hub Controller Optimized for Portable Applications
Datasheet
SMSC USB3613
65
Revision 1.0 (06-17-13)
DATASHEET
9.6
Clock Specifications
The device can accept a 24 MHz single-ended clock oscillator input. REFCLK should be driven with a
clock that adheres to the specifications outlined in Section 9.6.1, "External Reference Clock
(REFCLK)".
9.6.1
External Reference Clock (REFCLK)
The following input clock specifications are suggested:
50% duty cycle
± 10%
± 350 PPM
The input frequency of REFCLK is user configurable. Refer to Section 8.4, "Reference Clock" for
additional information on configuring a reference clock input.
Note: The external clock is recommended to conform to the signalling levels designated in the
JEDEC specification on 1.2V CMOS Logic.
Table 9.8 SPI Timing Values (60 MHz Operation)
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNITS
tfc
Clock frequency
60
MHz
tceh
Chip enable (SPI_CE_EN) high time
50
ns
tclq
Clock to input data
9
ns
tdh
Input data hold time
0
ns
tos
Output setup time
5
ns
toh
Output hold time
5
ns
tov
Clock to output valid
4
ns
tcel
Chip enable (SPI_CE_EN) low to first clock
12
ns
tceh
Last clock to chip enable (SPI_CE_EN) high
12
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com