93C66A datasheet(9/25 Pages) MICROCHIP

9 / 25 page

 2003 Microchip Technology Inc.

DS21795B-page 9

93AA66A/B/C, 93LC66A/B/C, 93C66A/B/C

2.8

WRITE

The WRITE instruction is followed by 8 bits (If ORG is

low or A-version devices) or 16 bits (If ORG pin is high

or B-version devices) of data which are written into the

specified address. For 93AA66A/B/C and 93LC66A/B/C

devices, after the last data bit is clocked into DI, the

falling edge of CS initiates the self-timed auto-erase and

programming cycle. For 93C66A/B/C devices, the self-

timed auto-erase and programming cycle is initiated by

the rising edge of CLK on the last data bit.

The DO pin indicates the READY/BUSY status of the

device, if CS is brought high after a minimum of 250 ns

low (TCSL). DO at logical ‘0’ indicates that programming

is still in progress. DO at logical ‘1’ indicates that the

the data specified and the device is ready for another

instruction.

Note:

Issuing a Start bit and then taking CS low

will clear the READY/BUSY status from

DO.

FIGURE 2-8:

WRITE TIMING FOR 93AA AND 93LC DEVICES

FIGURE 2-9:

WRITE TIMING FOR 93C DEVICES

CLK

1An

•••

BUSY

READY

HIGH-Z

Twc

TCSL

TCZ

TSV

CLK

1An

•••

BUSY

READY

HIGH-Z

Twc

TCSL

TCZ

TSV

93C66A bảng dữ liệu(PDF) 9 Page - Microchip Technology

93C66A bảng dữ liệu(HTML) 9 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

bảng dữ liệu tải về

Link URL