JS28F256P33BFE datasheet(15/90 Pages) MICRON

15 / 90 page

Datasheet

Aug 2009

Order Number:320003-08

P33-65nm

5.0

Bus Operations

CE# low and RST# high enable device read operations. The device internally decodes

upper address inputs to determine the accessed block. ADV# low opens the internal

address latches. OE# low activates the outputs and gates selected data onto the I/O

bus.

In asynchronous mode, the address is latched when ADV# goes high or continuously

flows through if ADV# is held low. In synchronous mode, the address is latched by the

first of either the rising ADV# edge or the next valid CLK edge with ADV# low (WE#

and RST# must be VIH; CE# must be VIL).

Bus cycles to/from the P33-65nm device conform to standard microprocessor bus

operations. Table 5, “Bus Operations Summary”summarizes the bus operations and the

logic levels that must be applied to the device control signal inputs.

5.1

Read

To perform a read operation, RST# and WE# must be deasserted while CE# and OE#

are asserted. CE# is the device-select control. When asserted, it enables the flash

memory device. OE# is the data-output control. When asserted, the addressed flash

memory data is driven onto the I/O bus.

5.2

Write

To perform a write operation, both CE# and WE# are asserted while RST# and OE# are

deasserted. During a write operation, address and data are latched on the rising edge

of WE# or CE#, whichever occurs first. Table 7, “Command Bus Cycles” on page 19

shows the bus cycle sequence for each of the supported device commands, while

Table 6, “Command Codes and Definitions” on page 17 describes each command. See

Section 15.0, “AC Characteristics” on page 48 for signal-timing details.

Note:

Write operations with invalid VCC and/or VPP voltages can produce spurious results and

should not be attempted.

5.3

Output Disable

When OE# is deasserted, device outputs DQ[15:0] are disabled and placed in a high-

impedance (High-Z) state, WAIT is also placed in High-Z.

Table 5:

Bus Operations Summary

Bus Operation

RST#

CLK

ADV#

CE#

OE#

WE#

WAIT

DQ[15:0]

Notes

Read

Asynchronous

VIH

Deasserted

Output

Synchronous

VIH

Running

Driven

Output

Write

VIH

High-Z

Input

Output Disable

VIH

High-Z

Standby

VIH

High-Z

Reset

VIL

High-Z

2,3

Notes:

Refer to the

Table 7, “Command Bus Cycles” on page 19 for valid DQ[15:0] during a write

operation.

X = Don’t Care (H or L).

RST# must be at VSS ± 0.2 V to meet the maximum specified power-down current.

JS28F256P33BFE bảng dữ liệu(PDF) 15 Page - Micron Technology

JS28F256P33BFE bảng dữ liệu(HTML) 15 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

bảng dữ liệu tải về

Link URL